EP2AGX95EF29I5N Altera, EP2AGX95EF29I5N Datasheet - Page 502
![no-image](/images/manufacturer_photos/0/0/40/altera_sml.jpg)
EP2AGX95EF29I5N
Manufacturer Part Number
EP2AGX95EF29I5N
Description
IC ARRIA II GX FPGA 95K 780FBGA
Manufacturer
Altera
Series
Arria II GXr
Datasheets
1.EP2AGX45CU17C6N.pdf
(96 pages)
2.EP2AGX45CU17C6N.pdf
(14 pages)
3.EP2AGX45CU17C6N.pdf
(692 pages)
4.EP2AGX45CU17C6N.pdf
(10 pages)
5.EP2AGX45CU17C6N.pdf
(88 pages)
6.EP2AGX95EF29I5N.pdf
(306 pages)
Specifications of EP2AGX95EF29I5N
Number Of Logic Elements/cells
89178
Number Of Labs/clbs
3747
Total Ram Bits
6679
Number Of I /o
372
Voltage - Supply
0.87 V ~ 0.93 V
Mounting Type
Surface Mount
Operating Temperature
-40°C ~ 100°C
Package / Case
780-FBGA
Family Name
Arria® II GX
Number Of Logic Blocks/elements
93674
# I/os (max)
372
Frequency (max)
500MHz
Operating Supply Voltage (typ)
900mV
Logic Cells
93674
Ram Bits
7025459.2
Operating Supply Voltage (min)
0.87V
Operating Supply Voltage (max)
0.93V
Operating Temp Range
-40C to 100C
Operating Temperature Classification
Industrial
Mounting
Surface Mount
Pin Count
780
Package Type
FC-FBGA
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Number Of Gates
-
Lead Free Status / Rohs Status
Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
- EP2AGX45CU17C6N PDF datasheet
- EP2AGX45CU17C6N PDF datasheet #2
- EP2AGX45CU17C6N PDF datasheet #3
- EP2AGX45CU17C6N PDF datasheet #4
- EP2AGX45CU17C6N PDF datasheet #5
- EP2AGX95EF29I5N PDF datasheet #6
- Current page: 502 of 692
- Download datasheet (22Mb)
2–12
Table 2–3. Transmitter Datapath Clock Frequencies in ×4 Bonded Functional Modes for Arria II Devices
Arria II Device Handbook Volume 2: Transceivers
Note to
(1) Altera also supports CPRI ×4 and OBSAI ×4. For more information, refer to
(2) 250 MHz when you enable the PCIe hard IP.
Functional Mode
PCIe ×4 (Gen 1)
PCIe ×4 (Gen 2)
Table
XAUI
2–3:
(1)
In ×4 bonded channel configurations, CMU0_PLL or CMU1_PLL synthesizes the input
reference clock to generate a clock that runs at a frequency of half the configured data
rate. The half-rate clock from either of the CMU PLLs is fed to the CMU0 clock divider
in the CMU0_Channel. Depending on the configured functional mode, the CMU0 clock
divider block generates the high-speed serial clock and low-speed parallel clock. The
serializer in the transmitter channel PMA of the four bonded channels uses the same
low-speed parallel clock and high-speed serial clock from the CMU0 block for their
parallel-in, serial-out operation. The low-speed parallel clock provides a clock to the
8B/10B encoder and the read port of the byte serializer (if enabled) in the transmitter
channel PCS.
If the configured functional mode does not use the byte serializer, the low-speed
parallel clock from the CMU0 clock divider block clocks the read port of the transmitter
phase compensation FIFO in all four bonded channels. This low-speed parallel clock
is also driven directly on the coreclkout port as the FPGA fabric-transceiver interface
clock. You can use the coreclkout signal to clock transmitter data and control logic in
the FPGA fabric for all four bonded channels.
If the configured functional mode uses the byte serializer, the low-speed parallel clock
from the CMU0 clock divider is divided by two. This divide-by-two version of the
low-speed parallel clock provides a clock to the write port of the byte serializer and
the read port of the transmitter phase compensation FIFO in all four bonded channels.
It is also driven on the coreclkout port as the FPGA fabric-transceiver interface clock.
You can use the coreclkout signal to clock transmitter data and control logic in the
FPGA fabric for all four bonded channels.
In ×4 bonded channel configurations, the transmitter phase compensation FIFOs in all
four bonded channels share common read and write pointers and enable signals
generated in the CMU0 block channel of the transceiver block, ensuring equal
transmitter phase compensation FIFO latency across all four bonded channels,
resulting in low transmitter channel-to-channel skew.
Table 2–3
modes that have a fixed data rate.
Data Rate
(Gbps)
3.125
2.5
lists the transmitter datapath clock frequencies in ×4 bonded functional
5
Serial Clock
High-Speed
Frequency
1.5625
(GHz)
1.25
2.5
Parallel Clock
AN 610: Implementing CPRI and OBSAI Protocols in Altera
Low-Speed
Frequency
(MHz)
312.5
250
500
Chapter 2: Transceiver Clocking in Arria II Devices
FPGA Fabric-Transceiver Interface
Without Byte
Serializer
—
Transceiver Channel Datapath Clocking
—
—
December 2010 Altera Corporation
(2)
Clock Frequency
Serializer (MHz)
With Byte
156.25
125
250
Devices.
Related parts for EP2AGX95EF29I5N
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
![DK-CYCII-2C20N](/photos/9/20/92074/mfgdk-cycii-2c20nboard_tmb.jpg)
Part Number:
Description:
CYCLONE II STARTER KIT EP2C20N
Manufacturer:
Altera
Datasheet:
![EP610PC-35](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 35 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
![EP610PC-15](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 15 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
![EP610IPC-25](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
![EP610PC-30](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 30 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
![EP220PC-10](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns
Manufacturer:
Altera Corporation
Datasheet:
![EP220PC-7](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 7ns
Manufacturer:
Altera Corporation
Datasheet:
![EP220PC-12](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
Classic EPLD
Manufacturer:
Altera Corporation
Datasheet:
![EP220PC-10A](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns
Manufacturer:
Altera Corporation
Datasheet:
![P85C224-66](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
![EP320PC](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
![EP2A15B724C7](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
![EP610PC-25T](/images/manufacturer_photos/0/0/41/altera_corporation_tmb.jpg)
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 25 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet: