ICS1893YI-10LF IDT, Integrated Device Technology Inc, ICS1893YI-10LF Datasheet - Page 141
![no-image](/images/manufacturer_photos/0/3/324/idt__integrated_device_technology_inc_sml.jpg)
ICS1893YI-10LF
Manufacturer Part Number
ICS1893YI-10LF
Description
PHYCEIVER LOW PWR 3.3V 64-TQFP
Manufacturer
IDT, Integrated Device Technology Inc
Series
PHYceiver™r
Type
PHY Transceiverr
Specifications of ICS1893YI-10LF
Protocol
MII
Voltage - Supply
3.14 V ~ 3.47 V
Mounting Type
Surface Mount
Package / Case
64-TQFP, 64-VQFP
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Number Of Drivers/receivers
-
Lead Free Status / Rohs Status
Compliant
Other names
1893YI-10LF
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
ICS1893YI-10LF
Manufacturer:
IDT
Quantity:
390
Company:
Part Number:
ICS1893YI-10LF
Manufacturer:
IDT, Integrated Device Technology Inc
Quantity:
10 000
Part Number:
ICS1893YI-10LF
Manufacturer:
IDT
Quantity:
20 000
Company:
Part Number:
ICS1893YI-10LFT
Manufacturer:
IDT, Integrated Device Technology Inc
Quantity:
10 000
10.5.15 100M MII / 100M Stream Interface: Receive Latency
ICS1893 Rev C 6/6/00
TP_RX
RXCLK
RXD
Table 10-22
time periods consist of timings of signals on the following pins:
•
•
•
Figure 10-16
Table 10-22. 100M MII / 100M Stream Interface Receive Latency Timing
Figure 10-16.
†
unscrambled.
Period
Time
TP_RX (that is, TP_RXP and TP_RXN)
RXCLK
RXD (that is, RXD[3:0])
Shown
t1
t2
ICS1893 - Release
†
First Bit of /J/ into TP_RX to /J/ on RXD 100M MII
First Bit of /J/ into TP_RX to /J/ on RXD 100M Stream Interface
lists the significant time periods for the 100M MII / 100M Stream Interface receive latency. The
shows the timing diagram for the time periods.
100M MII / 100M Stream Interface: Receive Latency Timing Diagram
Parameter
Copyright © 2000, Integrated Circuit Systems, Inc.
All rights reserved.
141
t1
t2
Conditions
Chapter 10 DC and AC Operating Conditions
Min. Typ. Max.
–
–
16
8
17
9
June, 2000
Bit times
Bit times
Units