ICS1893YI-10LF IDT, Integrated Device Technology Inc, ICS1893YI-10LF Datasheet - Page 98
![no-image](/images/manufacturer_photos/0/3/324/idt__integrated_device_technology_inc_sml.jpg)
ICS1893YI-10LF
Manufacturer Part Number
ICS1893YI-10LF
Description
PHYCEIVER LOW PWR 3.3V 64-TQFP
Manufacturer
IDT, Integrated Device Technology Inc
Series
PHYceiver™r
Type
PHY Transceiverr
Specifications of ICS1893YI-10LF
Protocol
MII
Voltage - Supply
3.14 V ~ 3.47 V
Mounting Type
Surface Mount
Package / Case
64-TQFP, 64-VQFP
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Number Of Drivers/receivers
-
Lead Free Status / Rohs Status
Compliant
Other names
1893YI-10LF
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
ICS1893YI-10LF
Manufacturer:
IDT
Quantity:
390
Company:
Part Number:
ICS1893YI-10LF
Manufacturer:
IDT, Integrated Device Technology Inc
Quantity:
10 000
Part Number:
ICS1893YI-10LF
Manufacturer:
IDT
Quantity:
20 000
Company:
Part Number:
ICS1893YI-10LFT
Manufacturer:
IDT, Integrated Device Technology Inc
Quantity:
10 000
8.13.2 Polarity Reversed (bit 18.14)
8.13.3 ICS Reserved (bits 18.13:6)
8.13.4 Jabber Inhibit (bit 18.5)
8.13.5 ICS Reserved (bit 18.4)
8.13.6 Auto Polarity Inhibit (bit 18.3)
8.13.7 SQE Test Inhibit (bit 18.2)
ICS1893 Rev C 6/6/00
The Polarity Reversed bit is used to inform an STA whether the ICS1893 has detected that the signals on
the Twisted-Pair Receive Pins (TP_RXP and TP_RXN) are reversed. When the signal polarity is:
•
•
Note:
See
The Jabber Inhibit bit allows an STA to disable Jabber Detection. When an STA sets this bit to:
•
•
See
The Auto Polarity Inhibit bit allows an STA to prevent the automatic correction of a polarity reversal on the
Twisted-Pair Receive pins (TP_RXP and TP_RXN). If an STA sets this bit to logic:
•
•
Note:
The SQE Test Inhibit bit allows an STA to prevent the generation of the Signal Quality Error pulse. When
an STA sets this bit to logic:
•
•
The SQE Test provides the ability to verify that the Collision Logic is active and functional. A 10Base-T
SQE test is performed by pulsing the Collision signal for a short time after each packet transmission
completes, that is, after TXEN goes inactive.
Note:
1. The SQE Test is automatically inhibited in full-duplex and repeater modes, thereby disabling the
2. This bit is a control bit and not a status bit. Therefore, it is not updated to indicate this automatic
Correct, the ICS1893 sets bit 18.14 to a logic zero.
Reversed, the ICS1893 sets bit 18.14 to logic one.
Zero, the ICS1893 enables 10Base-T Jabber checking.
One, the ICS1893 disables its check for a Jabber condition during data transmission.
Zero (the default), the ICS1893 automatically corrects a polarity reversal on the Twisted-Pair Receive
pins.
One, the ICS1893 either disables or inhibits the automatic correction of reversed Twisted-Pair Receive
pins.
Zero, the ICS1893 enables its SQE Test generation.
One, the ICS1893 disables its SQE Test generation.
functionality of this bit.
inhibiting of the SQE test in full-duplex mode or repeater mode.
ICS1893 Data Sheet - Release
Section 8.11.2, “ ICS Reserved (bits 16.14:11)”
Section 8.11.2, “ ICS Reserved (bits 16.14:11)”
The ICS1893 can detect this situation and perform all its operations normally, independent of the
reversal.
This bit is also used to correct a reversed signal polarity for 100Base-TX operations.
Copyright © 2000, Integrated Circuit Systems, Inc.
All rights reserved.
98
, the text for which also applies here.
, the text for which also applies here.
Chapter 8 Management Register Set
June, 2000