ICS1893YI-10LF IDT, Integrated Device Technology Inc, ICS1893YI-10LF Datasheet - Page 54
![no-image](/images/manufacturer_photos/0/3/324/idt__integrated_device_technology_inc_sml.jpg)
ICS1893YI-10LF
Manufacturer Part Number
ICS1893YI-10LF
Description
PHYCEIVER LOW PWR 3.3V 64-TQFP
Manufacturer
IDT, Integrated Device Technology Inc
Series
PHYceiver™r
Type
PHY Transceiverr
Specifications of ICS1893YI-10LF
Protocol
MII
Voltage - Supply
3.14 V ~ 3.47 V
Mounting Type
Surface Mount
Package / Case
64-TQFP, 64-VQFP
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Number Of Drivers/receivers
-
Lead Free Status / Rohs Status
Compliant
Other names
1893YI-10LF
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
ICS1893YI-10LF
Manufacturer:
IDT
Quantity:
390
Company:
Part Number:
ICS1893YI-10LF
Manufacturer:
IDT, Integrated Device Technology Inc
Quantity:
10 000
Part Number:
ICS1893YI-10LF
Manufacturer:
IDT
Quantity:
20 000
Company:
Part Number:
ICS1893YI-10LFT
Manufacturer:
IDT, Integrated Device Technology Inc
Quantity:
10 000
7.5.9 10Base-T Operation: Jabber
7.5.10 10Base-T Operation: SQE Test
ICS1893 Rev C 6/6/00
The ICS1893 has an ISO/IEC compliant Jabber Detection Function that, when enabled, monitors the data
stream sent to its Twisted-Pair Transmitter to ensure that it does not exceed the 10Base-T Jabber
activation time limit (that is, the maximum transmission time). For more information, see
“ 10Base-T: Jabber Timing”
When the Jabber Detection Function detects that its transmission time exceeds the maximum Jabber
activation time limit and Jabber Detection is enabled, the ICS1893 asserts its Collision Detect (COL) signal.
During this ISO/IEC specified ‘ jabber de-activation time’ , the ICS1893 transmit data stream is interrupted
and prevented from reaching its Twisted-Pair Transmitter. During this time, when interrupting the data
stream and asserting its COL signal, the ICS1893 transmits Normal Link Pulses and sets its QuickPoll
Detailed Status Register’ s Jabber Detected bit (bit 17.2) to logic one. This bit is a latching high (LH) bit. (For
more information on latching high and latching low bits, see
Section 8.1.4.2, “ Latching Low Bits”
The ICS1893 provides an STA with the ability to disable the Jabber Detection Function using the Jabber
Inhibit bit (bit 18.5 in the 10Base-T Operations Register). Setting bit 18.5 to logic:
•
•
The ICS1893 has an ISO/IEC compliant Signal Quality Error (SQE) Test Function used exclusively for
10Base-T operations. When enabled, the ICS1893 performs the SQE Test at the completion of each
transmitted packet (that is, whenever its TX_EN signal transitions from asserted to de-asserted). When the
ICS1893 executes its SQE Test, it asserts the COL signal to its MAC Interface for a pre-determined time
duration (ISO/IEC specified). [For more information, see
(SQE)”
An ICS1893 SQE Test Function is:
•
•
Note:
1. In 10Base-T mode, a bit time has a typical duration of 100 ns.
2. The SQE Test also has the name 10Base-T Heartbeat. For details on the SQE waveforms, see
Zero (the default) enables the Jabber Detection Function.
One disables the Jabber Detection Function.
Enabled only when all the following conditions are true:
Disabled whenever any of the following are true:
– The ICS1893 is in node mode.
– The ICS1893 is in half-duplex mode.
– The ICS1893 has a valid link.
– The 10Base-T Operations Register’ s SQE Test Inhibit bit (bit 18.2) is logic zero (the default).
– The ICS1893 TX_EN signal has transitioned from asserted (high) to de-asserted (low).
– The ICS1893 is in Repeater mode.
– The ICS1893 is in full-duplex mode.
– The ICS1893 detects a link failure.
– The ICS1893 SQE Test Inhibit bit (bit 18.2) in the 10Base-T Operations Register is logic one. [This
10.5.19, “ 10Base-T: Heartbeat Timing (SQE)”
ICS1893 Data Sheet - Release
bit provides the Station Management entity (STA) with the ability to disable the SQE Test function.]
.]
.
Copyright © 2000, Integrated Circuit Systems, Inc.
All rights reserved.
.)
54
.
Section 10.5.19, “ 10Base-T: Heartbeat Timing
Section 8.1.4.1, “ Latching High Bits”
Chapter 7 Functional Blocks
Section 10.5.20,
June, 2000
and
Section