DS33R11+ Maxim Integrated Products, DS33R11+ Datasheet - Page 31

IC ETH TXRX T1/E1/J1 256-BGA

DS33R11+

Manufacturer Part Number
DS33R11+
Description
IC ETH TXRX T1/E1/J1 256-BGA
Manufacturer
Maxim Integrated Products
Type
Transceiverr
Datasheet

Specifications of DS33R11+

Protocol
T1/E1/J1
Voltage - Supply
1.8V, 3.3V
Mounting Type
Surface Mount
Package / Case
256-BGA
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Number Of Drivers/receivers
-
TSYSCLK
TSSYNC
TCHBLK
TCHCLK
TSYNC
RRING
TCLKT
TRING
NAME
TSERI
RTIP
TTIP
R1, R2
T1,T2
PIN
M1
G1
K1
E3
D2
A2
A5
C1
E4
T1/E1/J1 TRANSMIT FRAMER INTERFACE
TYPE
I/O
T1/E1/J1 ANALOG LINE INTERFACE
O
O
O
O
I
I
I
I
I
I
Transmit Analog Tip Output for the T1/E1/J1 Transceiver:
Analog line-driver outputs. Two connections are provided to
improve signal quality. These pins connect via a 1:2 step-up
transformer to the network. See Section
Transmit Analog Ring Output for the T1/E1/J1 Transceiver:
Analog line-driver outputs. Two connections are provided to
improve signal quality. These pins connect via a 1:2 step-up
transformer to the network. See Section
Receive Analog Tip Input for the T1/E1/J1 Transceiver: Analog
input for clock recovery circuitry. These pins connect via a 1:1
transformer to the network. See Section
Receive Analog Ring Input for the T1/E1/J1 Transceiver:
Analog input for clock recovery circuitry. These pins connect via a
1:1 transformer to the network. See Section
Transmit Serial Data Input to the T1/E1/J1 Framer: Transmit
NRZ serial data. Sampled on the falling edge of TCLKT when the
transmit-side elastic store is disabled. Sampled on the falling edge
of TSYSCLK when the transmit-side elastic store is enabled.
Transmit Clock for the T1/E1/J1 Transceiver: 1.544MHz or a
2.048MHz primary clock. Used to clock data from the TSERI pin
through the transmit-side formatter.
Transmit Channel Block for the T1/E1/J1 Transceiver: A user-
programmable output that can be forced high or low during any of
the channels. Synchronous with TCLKT when the transmit-side
elastic store is disabled. Synchronous with TSYSCLK when the
transmit-side elastic store is enabled. Useful for locating individual
channels in drop-and-insert applications, for external per-channel
loopback, and for per-channel conditioning.
Transmit Channel Clock for the T1/E1/J1 Transceiver: A
192kHz (T1) or 256kHz (E1) clock that pulses high during the LSB
of each channel. Can also be programmed to output a gated
transmit-bit clock for fractional T1/E1 applications. Synchronous
with TCLKT when the transmit-side elastic store is disabled.
Synchronous with TSYSCLK when the transmit-side elastic store is
enabled. Useful for parallel-to-serial conversion of channel data.
Transmit System Sync for the T1/E1/J1 Transceiver: Only used
when the transmit-side elastic store is enabled. A pulse at this pin
will establish either frame or multiframe boundaries for the transmit
side. Should be tied low in applications that do not use the transmit-
side elastic store.
Transmit Sync for the T1/E1/J1 Transceiver: A pulse at this pin
will establish either frame or multiframe boundaries for the transmit
side. Can be programmed to output either a frame or multiframe
pulse. If this pin is set to output pulses at frame boundaries, it can
also be set via TR.IOCR1.3 to output double-wide pulses at
signaling frames in T1 mode.
Transmit System Clock for the T1/E1/J1 Transceiver:
1.544MHz, 2.048MHz, 4.096MHz, 8.192MHz, or 16.384MHz clock.
Only used when the transmit-side elastic-store function is enabled.
Should be tied low in applications that do not use the transmit-side
elastic store.
31 of 344
FUNCTION
10.24
10.24
10.24
10.24
for details.
for details.
for details
for details

Related parts for DS33R11+