PNX1501E NXP Semiconductors, PNX1501E Datasheet - Page 720

no-image

PNX1501E

Manufacturer Part Number
PNX1501E
Description
Digital Signal Processors & Controllers (DSP, DSC) MEDIA PROCESSOR PNX15XX/266MHZ
Manufacturer
NXP Semiconductors
Datasheet

Specifications of PNX1501E

Product
DSPs
Maximum Operating Temperature
+ 85 C
Mounting Style
SMD/SMT
Package / Case
SOT-795
Minimum Operating Temperature
0 C
Lead Free Status / Rohs Status
 Details
Other names
PNX1501E,557

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
PNX1501E
Manufacturer:
PHILIPS
Quantity:
5
Part Number:
PNX1501E,557
Manufacturer:
NXP Semiconductors
Quantity:
10 000
Part Number:
PNX1501E/G
Manufacturer:
NXP Semiconductors
Quantity:
135
Part Number:
PNX1501E/G
Manufacturer:
MICROCHIP
Quantity:
12 000
Part Number:
PNX1501E/G
Manufacturer:
NXP/恩智浦
Quantity:
20 000
Philips Semiconductors
Volume 1 of 1
12NC 9397 750 14321
Product data sheet
Figure 11: QoS transmission example
TxRt descriptors
(low prio.)
Tx descriptors
(high prio.)
QoSTimeoutCnt
LAN
Tx clk cycles
0
5.9 Duplex Modes
Ph1,
Ph2,
Ph3
QoS example
Figure 11
In this example, the low-priority queue has two packets and the high priority queue
contains three packets. The QoSTimeout register is set to 70 transmit clock cycles.
Initially the LAN100 will start transmitting packets from the high-priority queue. As
soon as the QoSTimeout expires, the LAN100 will send out a single packet from the
low-priority queue, after which it continues transmitting packets from the high-priority
queue. As soon as the remaining packet in the high-priority queue has been
transmitted and the high-priority queue is empty, the LAN100 will continue
transmitting packets from the low-priority queue.
The LAN100 can operate in full-duplex and half-duplex mode. Half- or full-duplex
mode must be configured by the device driver software during initialization of the
LAN100.
For full duplex, the FullDuplex bit of the Command register must be set to 1 and the
FULL_DUPLEX bit of the MAC2 configuration register must be set to 1. For half
duplex, the same bits must be set to 0.
50
Ph1
100
shows an example of QoS transmissions.
PI1,
PI2
Ph2
Ph2,
Ph3
150
Rev. 2 — 1 December 2004
Chapter 23: LAN100 — Ethernet Media Access Controller
PI1
200
Ph3
250
Ph3
300
PI2
© Koninklijke Philips Electronics N.V. 2002-2003-2004. All rights reserved.
PI2
350
PNX15xx Series
400
450
500
23-58

Related parts for PNX1501E