ATtiny461A Atmel Corporation, ATtiny461A Datasheet - Page 155

no-image

ATtiny461A

Manufacturer Part Number
ATtiny461A
Description
Manufacturer
Atmel Corporation
Datasheets

Specifications of ATtiny461A

Flash (kbytes)
4 Kbytes
Pin Count
20
Max. Operating Frequency
20 MHz
Cpu
8-bit AVR
# Of Touch Channels
8
Hardware Qtouch Acquisition
No
Max I/o Pins
16
Ext Interrupts
16
Usb Speed
No
Usb Interface
No
Spi
1
Twi (i2c)
1
Graphic Lcd
No
Video Decoder
No
Camera Interface
No
Adc Channels
11
Adc Resolution (bits)
10
Adc Speed (ksps)
15
Analog Comparators
1
Resistive Touch Screen
No
Temp. Sensor
Yes
Crypto Engine
No
Sram (kbytes)
0.25
Eeprom (bytes)
256
Self Program Memory
YES
Dram Memory
No
Nand Interface
No
Picopower
Yes
Temp. Range (deg C)
-40 to 85
I/o Supply Class
1.8 to 5.5
Operating Voltage (vcc)
1.8 to 5.5
Fpu
No
Mpu / Mmu
no / no
Timers
2
Output Compare Channels
6
Input Capture Channels
1
Pwm Channels
6
32khz Rtc
No
Calibrated Rc Oscillator
Yes

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ATtiny461A-MU
Manufacturer:
MICROCHIP/微芯
Quantity:
20 000
Part Number:
ATtiny461A-PU
Manufacturer:
HARRIS
Quantity:
101
Part Number:
ATtiny461A-SU
Manufacturer:
FSC
Quantity:
30 000
Part Number:
ATtiny461A-SU
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
Part Number:
ATtiny461A-SUR
Manufacturer:
HITTIE
Quantity:
2 140
Part Number:
ATtiny461A-XU
Manufacturer:
Atmel
Quantity:
1 974
15.13.2
15.13.2.1
15.13.2.2
15.13.3
8197C–AVR–05/11
ADCL and ADCH – The ADC Data Register
ADMUX – ADC Multiplexer Selection Register
ADLAR = 0
ADLAR = 1
Table 15-3.
When an ADC conversion is complete, the result is found in these two registers.
When ADCL is read, the ADC Data Register is not updated until ADCH is read. Consequently, if
the result is left adjusted and no more than 8-bit precision is required, it is sufficient to read
ADCH. Otherwise, ADCL must be read first, then ADCH.
The ADLAR bit in ADMUX, and the MUXn bits in ADMUX affect the way the result is read from
the registers. If ADLAR is set, the result is left adjusted. If ADLAR is cleared (default), the result
is right adjusted.
• ADC[9:0]: ADC Conversion Result
These bits represent the result from the conversion, as detailed in
page
Bit
0x05 (0x25)
0x04 (0x24)
Read/Write
Initial Value
Bit
0x05 (0x25)
0x04 (0x24)
Read/Write
Initial Value
Bit
0x07 (0x27)
Read/Write
Initial Value
152.
ADPS2
1
1
1
1
ADC Prescaler Selections (Continued)
REFS1
ADC7
ADC9
ADC1
R/W
15
15
R
R
R
R
7
0
0
7
0
0
7
0
REFS0
ADC6
ADC8
ADC0
R/W
14
14
ADPS1
R
R
R
R
6
0
0
6
0
0
6
0
0
0
1
1
ADLAR
ADC5
ADC7
R/W
13
13
R
R
R
R
5
0
0
5
0
0
5
0
MUX4
ADC4
ADC6
R/W
12
12
R
R
R
R
4
0
0
4
0
0
4
0
ADPS0
0
1
0
1
MUX3
ATtiny261A/461A/861A
ADC3
ADC5
R/W
11
11
R
R
R
R
3
0
3
0
0
3
0
0
MUX2
ADC2
ADC4
R/W
10
10
R
R
R
R
2
0
2
0
0
2
0
0
“ADC Conversion Result” on
MUX1
ADC9
ADC1
ADC3
Division Factor
R/W
R
R
R
R
1
0
9
1
0
0
9
1
0
0
128
16
32
64
MUX0
ADC8
ADC0
ADC2
R/W
R
R
R
R
0
0
8
0
0
0
8
0
0
0
ADMUX
ADCH
ADCH
ADCL
ADCL
155

Related parts for ATtiny461A