XC2VP70 Xilinx, Inc., XC2VP70 Datasheet - Page 103

• Manufacturer Part Number: XC2VP70
• Description: Virtex-ii Pro Field Programmable Gate Array
• Manufacturer: Xilinx, Inc.

DCM Timing Parameters
Miscellaneous Timing Parameters
Table 52: Miscellaneous Timing Parameters
Frequency Synthesis
Table 53: Frequency Synthesis
Parameter Cross-Reference
Table 54: Parameter Cross-Reference
46
Notes:
1. “DLL outputs” is used here to describe the outputs: CLK0, CLK90, CLK180, CLK270, CLK2X, CLK2X180, and CLKDV.
Time Required to Achieve LOCK
Fine Phase Shifting
Delay Lines
CLKFX_MULTIPLY
CLKFX_DIVIDE
DLL_CLKOUT_{MIN|MAX}_LF
DFS_CLKOUT_{MIN|MAX}_LF
DLL_CLKIN_{MIN|MAX}_LF
DFS_CLKIN_{MIN|MAX}_LF
DLL_CLKOUT_{MIN|MAX}_HF
DFS_CLKOUT_{MIN|MAX}_HF
DLL_CLKIN_{MIN|MAX}_HF
DFS_CLKIN_{MIN|MAX}_HF
Using DLL outputs
Using CLKFX outputs
Additional lock time with fine phase
shifting
Absolute shifting range
Tap delay resolution
Attribute
Description
(1)
Libraries Guide
Min
2
1
LOCK_DLL_FINE_SHIFT
FINE_SHIFT_RANGE
LOCK_DLL_50_60
LOCK_DLL_40_50
LOCK_DLL_30_40
LOCK_DLL_24_30
DCM_TAP_MAX
LOCK_FX_MAX
DCM_TAP_MIN
LOCK_FX_MIN
LOCK_DLL_60
LOCK_DLL:
Symbol
Max
32
32
www.xilinx.com
1-800-255-7778
CLKOUT_FREQ_{1X|2X|DV}_LF
CLKOUT_FREQ_FX_LF
CLKIN_FREQ_DLL_LF
CLKIN_FREQ_FX_LF
CLKOUT_FREQ_{1X|DV}_HF
CLKOUT_FREQ_FX_HF
CLKIN_FREQ_DLL_HF
CLKIN_FREQ_FX_HF
Constraints
50 - 60 MHz
40 - 50 MHz
30 - 40 MHz
24 - 30 MHz
> 60MHz
F
CLKIN
Data Sheet
-7
DS083-3 (v2.12) November 11, 2003
Speed Grade
Advance Product Specification
120.00
-6
20.00
25.00
50.00
90.00
10.00
10.00
50.00
10.00
30.00
50.00
120.00
-5
20.00
25.00
50.00
90.00
10.00
10.00
50.00
10.00
30.00
50.00
Units
ms
ms
us
us
us
us
us
us
ns
ps
ps
R