XC2VP70 Xilinx, Inc., XC2VP70 Datasheet - Page 36

no-image

XC2VP70

Manufacturer Part Number
XC2VP70
Description
Virtex-ii Pro Field Programmable Gate Array
Manufacturer
Xilinx, Inc.
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
XC2VP70 FF1704 6I
Manufacturer:
XILINX
0
Part Number:
XC2VP70-3FF1704I
Manufacturer:
XILINX
0
Part Number:
XC2VP70-5FF1517BGB
Manufacturer:
XILINX
0
Part Number:
XC2VP70-5FF1517C
Manufacturer:
XILINX
0
Part Number:
XC2VP70-5FF1517C
Manufacturer:
XILINX
Quantity:
100
Part Number:
XC2VP70-5FF1517C0966
Manufacturer:
XILINX
0
Part Number:
XC2VP70-5FF1704I
Manufacturer:
XILINX/赛灵思
Quantity:
20 000
Part Number:
XC2VP70-5FFG1517C
Manufacturer:
XILINX
Quantity:
5 510
Part Number:
XC2VP70-5FFG1517C
Quantity:
5 510
Part Number:
XC2VP70-5FFG1517C
Manufacturer:
XILINX
Quantity:
241
Part Number:
XC2VP70-5FFG1517C
Manufacturer:
XILINX/赛灵思
Quantity:
20 000
reads and another port for asynchronous reads. The func-
tion generator (LUT) has separated read address inputs
(A1, A2, A3, A4) and write address inputs (WG1/WF1,
WG2/WF2, WG3/WF3, WG4/WF4).
In single-port mode, read and write addresses share the
same address bus. In dual-port mode, one function genera-
tor (R/W port) is connected with shared read and write
addresses. The second function generator has the A inputs
(read) connected to the second read-only port address and
the W inputs (write) shared with the first read/write port
address.
Figure
ple configurations.
DS083-2 (v2.9) October 14, 2003
Advance Product Specification
WCLK
A[3:0]
A[4]
WE
Figure 27: Distributed SelectRAM+ (RAM16x1S)
WCLK
Figure 28: Single-Port Distributed SelectRAM+
D
A[3:0]
WE
27,
D
(BX)
(BY)
(SR)
Figure
4
(SR)
(BY)
R
4
4
4
RAM 16x1S
WE
CK
A[4:1]
WG[4:1]
WSG
28, and
WS
RAM 32x1S
WE0
WE
CK
G[4:1]
WG[4:1]
F[4:1]
WF[4:1]
WSF
WS
RAM
WS
WSG
RAM
RAM
(RAM32x1S)
DI
DI
DI
Figure 29
D
D
D
F5MUX
(optional)
illustrate various exam-
D
Q
(optional)
D
DS031_02_100900
Q
Output
Registered
Output
DS083-2_10_050901
Output
Registered
Output
www.xilinx.com
1-800-255-7778
Similar to the RAM configuration, each function generator
(LUT) can implement a 16 x 1-bit ROM. Five configurations
are
ROM128x1, and ROM256x1. The ROM elements are cas-
cadable to implement wider or/and deeper ROM. ROM con-
tents are loaded at configuration.
number of LUTs occupied by each configuration.
Table 12: ROM Configuration
Virtex-II Pro™ Platform FPGAs: Functional Description
DPRA[3:0]
Figure 29: Dual-Port Distributed SelectRAM+
available:
WCLK
A[3:0]
A[3:0]
WE
128 x 1
256 x 1
D
16 x 1
32 x 1
64 x 1
ROM
(SR)
(BY)
4
ROM16x1,
4
4
(RAM16x1D)
RAM 16x1D
WE
CK
WE
CK
G[4:1]
WG[4:1]
WSG
G[4:1]
WG[4:1]
WSG
WS
WS
dual_port
RAM
dual_port
RAM
ROM32x1,
DI
DI
Number of LUTs
D
D
Table 12
16 (2 CLBs)
8 (1 CLB)
DS031_04_110100
1
2
4
shows the
ROM64x1,
SPO
DPO
27

Related parts for XC2VP70