cs5535 National Semiconductor Corporation, cs5535 Datasheet - Page 400

• Manufacturer Part Number: cs5535
• Description: Geode Cs5535 Companion Multi-function South Bridge
• Manufacturer: National Semiconductor Corporation

www.national.com
5.13 DIRECT MEMORY ACCESS REGISTER DESCRIPTIONS
The registers for the Direct Memory Access (DMA) are
divided into three sets:
• Standard GeodeLink Device MSRs (Shared with DIVIL,
• DMA Specific MSRs
• DMA Native Registers
The MSRs are accessed via the RDMSR and WRMSR pro-
cessor instructions. The MSR address is derived from the
perspective of the CPU Core. See Section 3.2 "CS5535
MSR Addressing" on page 53 for more details on MSR
addressing.
MSR Address
see Section 5.6.1 on page 299.)
I/O Address
51400040h
51400041h
51400045h
51400046h
51400047h
51400048h
51400049h
51400042
51400043
51400044
000h
001h
002h
003h
004h
005h
Type
Type
R/W
R/W
R/W
R/W
R/W
R/W
R/W
RO
RO
RO
RO
RO
RO
RO
RO
RO
Register Name
DMA Mapper (DMA_MAP)
(DMA_SHDW_CH0)
(DMA_SHDW_CH1)
(DMA_SHDW_CH2)
(DMA_SHDW_CH3)
(DMA_SHDW_CH4]
(DMA_SHDW_CH5)
(DMA_SHDW_CH6)
(DMA_SHDW_CH7)
DMA Shadow Channel 0 Mode
DMA Shadow Channel 1 Mode
DMA Shadow Channel 2 Mode
DMA Shadow Channel 3 Mode
DMA Shadow Channel 4 Mode
DMA Shadow Channel 5 Mode
DMA Shadow Channel 6 Mode
DMA Shadow Channel 7 Mode
DMA Shadow Mask (DMA_MSK_SHDW)
Width
(Bits)
8
8
8
8
8
8
Table 5-53. DMA Native Registers Summary
Table 5-52. DMA Specific MSRs Summary
Register Name
Slave DMA Channel 0 Memory Address
(DMA_CH0_ADDR_BYTE)
Slave DMA Channel 0 Transfer Count
(DMA_CH0_CNT_BYTE)
Slave DMA Channel 1 Memory Address
(DMA_CH1_ADDR_BYTE)
Slave DMA Channel 1 Transfer Count
(DMA_CH1_CNT_BYTE)
Slave DMA Channel 2 Memory Address
(DMA_CH2_ADDR_BYTE)
Slave DMA Channel 2 Transfer Count
(DMA_CH2_CNT_BYTE)
400
All MSRs are 64 bits, however, the DMA Specific MSRs
(summarized in Table 5-52) are called out as 16 bits. The
DMA module treats writes to the upper 48 bits (i.e., bits
[63:16]) of the 64-bit MSRs as don’t cares and always
returns 0 on these bits.
The Native registers associated with the DMA module are
summarized in Table 5-53 and accessed as I/O Addresses.
The reference column in the summary tables point to the
page where the register maps and bit descriptions are
listed.
Reset Value
00FFh
0000h
00xxh
00xxh
00xxh
00xxh
00xxh
00xxh
00xxh
00xxh
Reset Value
xxh
xxh
xxh
xxh
xxh
xxh
Reference
Reference
Page 403
Page 404
Page 404
Page 404
Page 404
Page 404
Page 404
Page 404
Page 404
Page 405
Page 405
Page 406
Page 405
Page 406
Page 405
Page 406
Revision 0.8