cs5535 National Semiconductor Corporation, cs5535 Datasheet - Page 506

no-image

cs5535

Manufacturer Part Number
cs5535
Description
Geode Cs5535 Companion Multi-function South Bridge
Manufacturer
National Semiconductor Corporation
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
cs5535-KSZ
Manufacturer:
CIRRUSLOGIC
Quantity:
20 000
Part Number:
cs5535-UDC
Manufacturer:
AMD
Quantity:
20 000
Part Number:
cs5535-UDCF
Manufacturer:
AMD
Quantity:
20 000
www.national.com
Flash Controller Register Descriptions
the valid range for the count values of pulse width in NAND MSRs is 1 through 7 Local Bus clock (‘lb_c’) cycles or LPC
clock (‘lpc_c’) cycles.
5.19.1.4
MSR Address
Type
Reset Value
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10
31:27
26:24
22:20
18:16
15:11
31:11
10:8
Bit
6:4
2:0
Bit
23
19
7
3
RSVD
NAND Flash Control Timing (NANDF_CTL)
Name
RSVD
tRH
RSVD
tRP
RSVD
tRS
RSVD
tWH
RSVD
tWP
RSVD
tWS
Name
RSVD
5140001Ch
R/W
00000777h
tRH
Description
Reserved. Reads return value written.
Data Read Hold Time. This timing is just for internal state machine; no external refer-
ence point. Can be set to 0 if the hold time is not needed. Range = 0h to 7h. Refer to
Figure 4-61 "NAND Data Timing with Wait States" on page 175.
Reserved. Reads return value written.
Data Read Pulse Width. The RE# active pulse width in data read phase. Range = 1h
to 7h. Refer to Figure 4-61 "NAND Data Timing with Wait States" on page 175.
Reserved. Reads return value written.
Data Read Setup Time. This timing is just for internal state machine; no external refer-
ence point. Can be set to 0 if the setup time is not needed. Range = 0h to 7h. Refer to
Figure 4-61 "NAND Data Timing with Wait States" on page 175.
Reserved. Reads return value written.
Data Write Hold Time. The hold time from WE# rising edge to I/O bus is turned off.
Range = 0h to 7h. Refer to Figure 4-61 "NAND Data Timing with Wait States" on page
175.
Reserved. Reads return value written.
Data Write Pulse Width. The WE# active pulse width in data write phase. Note that
the data byte is put on the I/O bus at the same time the WE# is asserted. Range = 1h to
7h. Refer to Figure 4-61 "NAND Data Timing with Wait States" on page 175.
Reserved. Reads return value written.
Data Write Setup Time. This timing is just for internal state machine; no external refer-
ence point. Can be set to 0 if the setup time is not needed. Range = 0h to 7h. Refer to
Figure 4-61 "NAND Data Timing with Wait States" on page 175.
Description
Reserved. Reads return value written.
RSVD
tRP
NANDF_DATA Bit Descriptions
NANDF_CTL Bit Descriptions
NANDF_DATA Register Map
NANDF_CTL Register Map
tRS
(Continued)
506
RSVD
tWH
tCH
9
9
8
8
RS
VD
7
7
6
6
tWP
tCP
5
5
4
4
RS
VD
3
3
2
2
Revision 0.8
tWS
tCS
1
1
0
0

Related parts for cs5535