lpc4310 NXP Semiconductors, lpc4310 Datasheet - Page 34

• Manufacturer Part Number: lpc4310
• Description: Lpc4350/30/20/10 32-bit Arm Cortex-m4/m0 Mcu; Up To 264 Kb Sram; Ethernet; Two High-speed Usbs; Advanced Configurable Peripherals
• Manufacturer: NXP Semiconductors

NXP Semiconductors
LPC4350_30_20_10
Objective data sheet
7.9.1.1 Features
7.10.1 Features
7.9.1 AES decryption engine
7.9.2 One-Time Programmable (OTP) memory
7.10 General Purpose I/O (GPIO)
7.9 Security features
The hardware AES engine can decrypt data using the AES algorithm.
The OTP provides two 128-bit non-volatile memories to store AES decryption keys or
other custom data.
The LPC4350/30/20/10 provide 8 GPIO ports with up to 32 GPIO pins each.
Device pins that are not connected to a specific peripheral function are controlled by the
GPIO registers. Pins may be dynamically configured as inputs or outputs. Separate
registers allow setting or clearing any number of outputs simultaneously. The value of the
output register may be read back as well as the current state of the port pins.
All GPIO pins default to inputs with pull-up resistors enabled on reset.
•
•
•
•
•
•
•
•
•
•
•
•
Decryption of external flash data connected to the quad SPI Flash Interface (SPIFI)
and other external boot sources.
Secure storage of decryption keys.
Support for CMAC hash calculation to authenticate encrypted data.
Data is processed in little endian mode. This means that the first byte read from flash
is integrated into the AES codeword as least significant byte. The 16th byte read from
flash is the most significant byte of the first AES codeword.
AES engine performance of 1 byte/clock cycle.
Programmable through an on-chip API.
DMA transfers supported through the GPDMA.
Accelerated GPIO functions:
– GPIO registers are located on the AHB so that the fastest possible I/O timing can
– Mask registers allow treating sets of port bits as a group, leaving other bits
– All GPIO registers are byte and half-word addressable.
– Entire port value can be written in one instruction.
Bit-level set and clear registers allow a single instruction set or clear of any number of
bits in one port.
Direction control of individual bits.
All I/O default to inputs after reset.
GPIO ports can create an interrupt.
be achieved.
unchanged.
All information provided in this document is subject to legal disclaimers.
Rev. 1 — 29 October 2010
32-bit ARM Cortex-M4/M0 microcontroller
LPC4350/30/20/10
© NXP B.V. 2010. All rights reserved.
34 of 85