pxb4219 Infineon Technologies Corporation, pxb4219 Datasheet - Page 94

• Manufacturer Part Number: pxb4219
• Description: Iwe8 Interworking Element For 8 E1/t1 Lines
• Manufacturer: Infineon Technologies Corporation

The data is transferred between the FALC and the IWE8 via a system internal highway.
FRCLK[0:7]
FRDAT[0:7]
FRMFB[0:7]
FRFRS[0:7]
FRLOS[0:7]
FTCKO[0:7]
FTDAT[0:7]
FTMFS[0:7]
Data Sheet
Framer Receive Clock
Receive system clock of 8.192 MHz (falling)
Framer Receive Data
FRDAT is sampled in the middle of the bit period on the falling
edge of FRCLK
Framer Receive Multiframe Begin
Depending on bits “p_ces” in “pcfN”:
FRMFB is always sampled with the falling edge of FRCLK.
Framer Receive Frame Synchronization Pulse
FRFRS is generated at the beginning of timslot0 of each frame
Framer Receive Loss of Signalling
Framer Transmit Clock
depending on bits ftckn in ftcs:
00 =
01 =
10 =
11 =
Framer Transmit Data
FTDAT is clocked with the falling edge of FTCKO:
Framer Transmit Multiframe Synchronization
Depending on bit p_ces in pcfN:
0 =
1 =
0 =
1 =
Structured CES: A pulse on this pin designates the
first frame of a new multiframe
Unstructured CES: Unused
depending on bit “rts_eval” in “opmo”:
0 = Transmit clock input with 8.192 MHz (falling)
1 = Clock of ICRC is used as transmit clock and is
also switched to FTCKO pins (FTCKO is output
pin)
FRCLK
Clock derived from RFCLK
No clock
Structured CES: Depending on “p_tx_mfs” in
“pcfN”:
0 = Double frame mode: FTMFS is asserted every
2 frames (250 µs)
1 = CRC multiframe mode: FTMFS is asserted
every 16 frames (2 ms)
Unstructured CES: Unused, constant low level
94
PXB4219 / PXB4220 / PXB4221
Interface Description
2002-05-06