m5m51016btp Renesas Electronics Corporation., m5m51016btp Datasheet - Page 116

no-image

m5m51016btp

Manufacturer Part Number
m5m51016btp
Description
Renesas 16-bit Single-chip Microcomputer M16c Family / M16c/20 Series
Manufacturer
Renesas Electronics Corporation.
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
m5m51016btp-10LL/-10L
Manufacturer:
MIT
Quantity:
4 390
Part Number:
m5m51016btp-10LL/-10L
Manufacturer:
MIT
Quantity:
4 390
Part Number:
m5m51016btp-10VHTC4
Manufacturer:
MIT
Quantity:
20 000
Part Number:
m5m51016btp-10VLL
Manufacturer:
MIT
Quantity:
3 909
Part Number:
m5m51016btp-10VLL
Manufacturer:
MIT
Quantity:
3 909
Part Number:
m5m51016btp-10VLL
Manufacturer:
MITSUMI
Quantity:
20 000
Part Number:
m5m51016btp-12LL
Manufacturer:
MIT
Quantity:
4 390
Part Number:
m5m51016btp-70LL
Manufacturer:
MIT
Quantity:
20 000
Part Number:
m5m51016btp-70LLTC4
Manufacturer:
RENESAS
Quantity:
1 000
Part Number:
m5m51016btp-70LLTC4
Manufacturer:
RENESAS/瑞萨
Quantity:
20 000
M30245 Group
Rev.2.00 Oct 16, 2006
REJ09B0340-0200
Figure 2.5.17. Operation timing of reception in serial interface special function slave mode, with clock delay
Example of wiring
Example of operation
Receive enable
bit (RE)
Transmit enable
bit (TE)
Transmit buffer
empty flag (Tl)
SSi
SRxDi
Receive complete
flag (Rl)
Receive interrupt
request bit (IR)
CLKi
The above timing applies to the following settings:
Shown in ( ) are bit symbols.
f
EXT
• CLK polarity select bit = “0”.
• External clock is selected.
: frequency of external clock
“H”
“L”
“1”
“0”
“1”
“0”
“1”
“0”
“1”
“0”
“1”
“0”
page 107 of 354
Microcomputer
(1) Set SSi port to "L" by the output from the transmitter side IC port
(2) Reception enabled
Transferred from UARTi transmit buffer register to UARTi transmit register
Transferred from UARTi receive register
to UARTi receive buffer register
D
0
SR
(3) Start reception
CLKi
Dummy data is set in UARTi transmit buffer register
SSi
X
D
Di
1
D
2
D
3
D
4
1 / f
Reception data is taken in
D
Make sure that the following conditions are met when
the CLKi pin input =“H” before data reception
5
• Transmit enable bit
• Receive enable bit
• Dummy data write to UARTi transmit buffer register
EXT
D
6
Cleared to “0” when interrupt request is accepted, or cleared by software
(4) Reception is complete
D
7
Read out from UARTi receive buffer register
D
0
D
1
(5) Read of reception data
“1”
“1”
D
2
Transmistter side IC
D
CLK
T
Port
3
X
D
D
2. Serial Interface Special Function
4
D
5
D
6
D
7

Related parts for m5m51016btp