m5m51016btp Renesas Electronics Corporation., m5m51016btp Datasheet - Page 86

no-image

m5m51016btp

Manufacturer Part Number
m5m51016btp
Description
Renesas 16-bit Single-chip Microcomputer M16c Family / M16c/20 Series
Manufacturer
Renesas Electronics Corporation.
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
m5m51016btp-10LL/-10L
Manufacturer:
MIT
Quantity:
4 390
Part Number:
m5m51016btp-10LL/-10L
Manufacturer:
MIT
Quantity:
4 390
Part Number:
m5m51016btp-10VHTC4
Manufacturer:
MIT
Quantity:
20 000
Part Number:
m5m51016btp-10VLL
Manufacturer:
MIT
Quantity:
3 909
Part Number:
m5m51016btp-10VLL
Manufacturer:
MIT
Quantity:
3 909
Part Number:
m5m51016btp-10VLL
Manufacturer:
MITSUMI
Quantity:
20 000
Part Number:
m5m51016btp-12LL
Manufacturer:
MIT
Quantity:
4 390
Part Number:
m5m51016btp-70LL
Manufacturer:
MIT
Quantity:
20 000
Part Number:
m5m51016btp-70LLTC4
Manufacturer:
RENESAS
Quantity:
1 000
Part Number:
m5m51016btp-70LLTC4
Manufacturer:
RENESAS/瑞萨
Quantity:
20 000
M30245 Group
Rev.2.00 Oct 16, 2006
REJ09B0340-0200
Operation
Note
2.4.6 Operation of Serial I/O (reception used for SIM interface)
In receiving data in UARTi (i=0 to 3) mode (used for SIM interface), choose functions from those listed in
Table 2.4.7. Operations of the circled items are described below. Figure 2.4.16 shows the operation
timing, and Figures 2.4.17 to 2.4.18 show the set-up procedures.
Table 2.4.7. Choosed functions
(1) Setting the transmit enable bit and receive enable bit to “1” readies data-receivable status.
(2) When the first bit (the start bit) of reception data is received from the RxDi (i=0 to 3) pin, data
(3) When the stop bit(s) is (are) received, the content of the UARTi (i=0 to 3) receive register is
(4) The receive complete flag goes to “0” when the lower-order byte of the UARTi (i=0 to 3) buffer
(5) When the parity error is occurred, T
• Set the RxDi and CLKi pins' port direction register to “0”.
• Select N-channel open drain output for TxDi (i=0 to 3) pin with data output select bit of UARTi
Transfer data
format
(i=0 to 3) transmit/receive control register 0.
is received, bit by bit, in sequence: LSB, ····, MSB, and stop bit(s).
transmitted to the UARTi (i=0 to 3) receive buffer register.
At this time, the receive complete flag goes to “1” to indicate that the reception is completed,
and the UARTi (i=0 to 3) receive interrupt request bit goes to “1”.
register is read.
Item
page 77 of 354
O
Direct format
Inverse format
Set-up
X
Di (i=0 to 3) pin goes to “L” level.
Transfer clock
source
Item
O
External clock (CLKi pin)
Internal clock (f
Set-up
2. SIM interface
1
/f
8
/f
32
)

Related parts for m5m51016btp