mc9s08qd4 Freescale Semiconductor, Inc, mc9s08qd4 Datasheet - Page 128

no-image

mc9s08qd4

Manufacturer Part Number
mc9s08qd4
Description
Hcs08 Microcontrollers
Manufacturer
Freescale Semiconductor, Inc
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
mc9s08qd4CPC
Manufacturer:
FREESCALE
Quantity:
201
Part Number:
mc9s08qd4CPC
Manufacturer:
FREESCALE
Quantity:
20 000
Part Number:
mc9s08qd4CSC
Manufacturer:
NXP/恩智浦
Quantity:
20 000
Part Number:
mc9s08qd4CSC
0
Company:
Part Number:
mc9s08qd4CSC
Quantity:
70
Part Number:
mc9s08qd4MSC
Manufacturer:
Freescale Semiconductor
Quantity:
150 510
Part Number:
mc9s08qd4MSC
Manufacturer:
ON
Quantity:
50 000
Part Number:
mc9s08qd4MSC
Manufacturer:
FREESCALE
Quantity:
500
Part Number:
mc9s08qd4MSC
Manufacturer:
FREESCALE
Quantity:
500
Part Number:
mc9s08qd4VSC
Manufacturer:
FREESCALE-PBF
Quantity:
33
Internal Clock Source (S08ICSV1)
9.3.2
128
EREFSTEN
ERCLKEN
RANGE
EREFS
Field
BDIV
HGO
7:6
LP
5
4
3
2
1
0
Reset:
W
R
ICS Control Register 2 (ICSC2)
Bus Frequency Divider — Selects the amount to divide down the clock source selected by the CLKS bits. This
controls the bus frequency.
00
01
10
11
Frequency Range Select — Selects the frequency range for the external oscillator.
1 High frequency range selected for the external oscillator
0 Low frequency range selected for the external oscillator
High Gain Oscillator Select — The HGO bit controls the external oscillator mode of operation.
1 Configure external oscillator for high gain operation
0 Configure external oscillator for low power operation
Low Power Select — The LP bit controls whether the FLL is disabled in FLL bypassed modes.
1 FLL is disabled in bypass modes unless BDM is active
0 FLL is not disabled in bypass mode
External Reference Select — The EREFS bit selects the source for the external reference clock.
1 Oscillator requested
0 External Clock Source requested
External Reference Enable — The ERCLKEN bit enables the external reference clock for use as ICSERCLK.
1 ICSERCLK active
0 ICSERCLK inactive
External Reference Stop Enable — The EREFSTEN bit controls whether or not the external reference clock
remains enabled when the ICS enters stop mode.
1 External reference clock stays enabled in stop if ERCLKEN is set or if ICS is in FEE, FBE, or FBELP mode
0 External reference clock is disabled in stop
before entering stop
Encoding 0 — Divides selected clock by 1
Encoding 1 — Divides selected clock by 2 (reset default)
Encoding 2 — Divides selected clock by 4
Encoding 3 — Divides selected clock by 8
0
7
BDIV
Table 9-2. ICS Control Register 2 Field Descriptions
1
6
Figure 9-4. ICS Control Register 2 (ICSC2)
MC9S08QD4 Series MCU Data Sheet, Rev. 3
RANGE
5
0
HGO
0
4
Description
LP
3
0
EREFS
0
2
ERCLKEN EREFSTEN
Freescale Semiconductor
1
0
0
0

Related parts for mc9s08qd4