mc9s08qd4 Freescale Semiconductor, Inc, mc9s08qd4 Datasheet - Page 160

no-image

mc9s08qd4

Manufacturer Part Number
mc9s08qd4
Description
Hcs08 Microcontrollers
Manufacturer
Freescale Semiconductor, Inc
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
mc9s08qd4CPC
Manufacturer:
FREESCALE
Quantity:
201
Part Number:
mc9s08qd4CPC
Manufacturer:
FREESCALE
Quantity:
20 000
Part Number:
mc9s08qd4CSC
Manufacturer:
NXP/恩智浦
Quantity:
20 000
Part Number:
mc9s08qd4CSC
0
Company:
Part Number:
mc9s08qd4CSC
Quantity:
70
Part Number:
mc9s08qd4MSC
Manufacturer:
Freescale Semiconductor
Quantity:
150 510
Part Number:
mc9s08qd4MSC
Manufacturer:
ON
Quantity:
50 000
Part Number:
mc9s08qd4MSC
Manufacturer:
FREESCALE
Quantity:
500
Part Number:
mc9s08qd4MSC
Manufacturer:
FREESCALE
Quantity:
500
Part Number:
mc9s08qd4VSC
Manufacturer:
FREESCALE-PBF
Quantity:
33
Timer/Pulse-Width Modulator (S08TPMV2)
11.5.3
The meaning of channel interrupts depends on the current mode of the channel (input capture, output
compare, edge-aligned PWM, or center-aligned PWM).
When a channel is configured as an input capture channel, the ELSnB:ELSnA control bits select rising
edges, falling edges, any edge, or no edge (off) as the edge that triggers an input capture event. When the
selected edge is detected, the interrupt flag is set. The flag is cleared by the 2-step sequence described in
Section 11.5.1, “Clearing Timer Interrupt
When a channel is configured as an output compare channel, the interrupt flag is set each time the main
timer counter matches the 16-bit value in the channel value register. The flag is cleared by the 2-step
sequence described in
11.5.4
For channels that are configured for PWM operation, there are two possibilities:
The flag is cleared by the 2-step sequence described in
160
When the channel is configured for edge-aligned PWM, the channel flag is set when the timer
counter matches the channel value register that marks the end of the active duty cycle period.
When the channel is configured for center-aligned PWM, the timer count matches the channel
value register twice during each PWM cycle. In this CPWM case, the channel flag is set at the start
and at the end of the active duty cycle, which are the times when the timer counter matches the
channel value register.
Channel Event Interrupt Description
PWM End-of-Duty-Cycle Events
Section 11.5.1, “Clearing Timer Interrupt
MC9S08QD4 Series MCU Data Sheet, Rev. 3
Flags.”
Section 11.5.1, “Clearing Timer Interrupt
Flags.”
Freescale Semiconductor
Flags.”

Related parts for mc9s08qd4