mc9s08qd4 Freescale Semiconductor, Inc, mc9s08qd4 Datasheet - Page 57

no-image

mc9s08qd4

Manufacturer Part Number
mc9s08qd4
Description
Hcs08 Microcontrollers
Manufacturer
Freescale Semiconductor, Inc
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
mc9s08qd4CPC
Manufacturer:
FREESCALE
Quantity:
201
Part Number:
mc9s08qd4CPC
Manufacturer:
FREESCALE
Quantity:
20 000
Part Number:
mc9s08qd4CSC
Manufacturer:
NXP/恩智浦
Quantity:
20 000
Part Number:
mc9s08qd4CSC
0
Company:
Part Number:
mc9s08qd4CSC
Quantity:
70
Part Number:
mc9s08qd4MSC
Manufacturer:
Freescale Semiconductor
Quantity:
150 510
Part Number:
mc9s08qd4MSC
Manufacturer:
ON
Quantity:
50 000
Part Number:
mc9s08qd4MSC
Manufacturer:
FREESCALE
Quantity:
500
Part Number:
mc9s08qd4MSC
Manufacturer:
FREESCALE
Quantity:
500
Part Number:
mc9s08qd4VSC
Manufacturer:
FREESCALE-PBF
Quantity:
33
The IRQ pin when enabled defaults to use an internal pull device (IRQPDD = 0), the device is a pullup or
pulldown depending on the polarity to detect. If the user desires to use an external pullup or pulldown, the
IRQPDD can be written to a 1 to turn off the internal device.
BIH and BIL instructions may be used to detect the level on the IRQ pin when the pin is configured to act
as the IRQ input.
5.5.2.2
The IRQMOD control bit reconfigures the detection logic so it detects edge events and pin levels. In this
edge detection mode, the IRQF status flag becomes set when an edge is detected (when the IRQ pin
changes from the deasserted to the asserted level), but the flag is continuously set (and cannot be cleared)
as long as the IRQ pin remains at the asserted level.
5.5.3
Table 5-2
bottom of the table. The high-order byte of the address for the interrupt service routine is located at the
first address in the vector address column, and the low-order byte of the address for the interrupt service
routine is located at the next higher address.
When an interrupt condition occurs, an associated flag bit becomes set. If the associated local interrupt
enable is 1, an interrupt request is sent to the CPU. Within the CPU, if the global interrupt mask (I bit in
the CCR) is 0, the CPU will finish the current instruction; stack the PCL, PCH, X, A, and CCR CPU
registers; set the I bit; and then fetch the interrupt vector for the highest priority pending interrupt.
Processing then continues in the interrupt service routine.
Freescale Semiconductor
provides a summary of all interrupt sources. Higher-priority sources are located toward the
Interrupt Vectors, Sources, and Local Masks
Edge and Level Sensitivity
This pin does not contain a clamp diode to V
above V
The voltage measured on the internally pulled up IRQ pin may be as low as
V
to V
DD
DD
– 0.7 V. The internal gates connected to this pin are pulled all the way
.
DD
.
MC9S08QD4 Series MCU Data Sheet, Rev. 3
NOTE
Chapter 5 Resets, Interrupts, and General System Control
DD
and must not be driven
57

Related parts for mc9s08qd4