msm7630 Oki Semiconductor, msm7630 Datasheet - Page 76

no-image

msm7630

Manufacturer Part Number
msm7630
Description
Universal Speech Processor
Manufacturer
Oki Semiconductor
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MSM7630
Manufacturer:
QUALCOMM
Quantity:
32
Part Number:
MSM7630
Manufacturer:
QUALCOMM
Quantity:
12 000
Part Number:
MSM7630
Manufacturer:
QUALCOMM
Quantity:
11 010
Part Number:
msm7630GS-BK
Manufacturer:
OKI
Quantity:
1 000
Part Number:
msm7630GS-BK
Manufacturer:
OKI
Quantity:
20 000
¡ Semiconductor
MSM7630
Parallel Interface
1. Features
The parallel interface (PIO) inputs and outputs 8-bit wide parallel data. It has three data transfer
methods: software control mode where input/output is specified with 1-bit ports, handshake
control mode through strobe/acknowledge signals and flags indicating buffer status, and bus
control mode through read/write signals.
2. PIO Functions
2.1 PIO Data Size
• 8 bits
2.2 PIO Control Modes
• Software control mode
In software control mode, the PIO controls input and output of bits in accordance with the value
written in the direction register. If a direction register bit is "0", then the corresponding pin level will
be an input. If "1", then the value in the corresponding output buffer will be output to the pin.
• Handshake control mode
In handshake control mode, the PIO inputs external data through a handshake using a strobe signal
(PSTB) and input buffer full signal (PIBF). It outputs data externally through a handshake using an
output buffer full signal (POBF) and acknowledge signal (PACK).
• Bus control mode
In bus control mode, the PIO controls data input/output with a chip select signal (PCS), flag/buffer
select signal (PIOA), read signal (PACK), and write signal (PSTB).
2.3 PIO Interrupts
Interrupts to the CPU core are available when handshake control mode or bus control mode is
selected.
• Input buffer full interrupts
When PCMD’s PIEN bit is "1", writing "0" to the PIIE bit will disable input buffer full interrupts, and
writing "1" will enable them. When the PIEN bit is "0", input buffer full interrupts will be disabled
regardless of the value of the PIIE bit.
If input buffer full interrupts are enabled, then one will be generated whenever the input buffer is
written from an external device.
To release input buffer full interrupts, write "0" to the status register PSTS’s PIST bit, to the command
register PCMD’s PIIE bit, or to PCMD’s PIEN bit.
76/95

Related parts for msm7630