XC68HC705JJ7 Motorola, XC68HC705JJ7 Datasheet - Page 100

• Manufacturer Part Number: XC68HC705JJ7
• Description: MICROCONTROLLER
• Manufacturer: Motorola

Parallel Input/Output
Advance Information
100
When using the PB7/SCK pin, these interactions must be noted:
1. If the SIOP function is required, then the SPE bit in the SCR must
2. If the SIOP function is in control of the PB7/SCK pin, the DDRB7
3. If the SIOP function is terminated by clearing the SPE bit in the
4. If the PB7/SCK pin is to be a digital input, then both the SPE bit in
5. If the PB7/SCK pin is to be a digital output, then the SPE bit in the
be set. This causes the PB7/SCK pin buffer to be controlled by the
MSTR control bit in the SCR. The pulldown device is disabled in
these cases.
and PB7 data register bits are still accessible to the CPU and can
be altered or read without affecting the SIOP functionality.
However, if the DDRB7 bit is cleared, reading the PB7 data
register will return the current state of the PB7/SCK pin.
SCR, then the last conditions stored in the DDRB7, PDIB7, and
PB7 register bits will then control the PB7/SCK pin.
the SCR and the DDRB7 bit must be cleared. Depending on the
external application, the pulldown device may also be disabled by
setting the PDIB7 pulldown inhibit bit.
SCR must be cleared and the DDRB7 bit must be set. The
pulldown device will be disabled when the pin is set as an output.
a. If the MSTR bit is set, then the PB7/SCK pin buffer will be
b. If the MSTR bit is clear, then the PB7/SCK pin buffer will be
enabled and driven by the serial data clock (SCK) from the
SIOP.
disabled, allowing the PB7/SCK pin to drive the serial data
clock (SCK) into the SIOP.
Parallel Input/Output
MC68HC705JJ7 • MC68HC705JP7 — REV 4
MOTOROLA