XC68HC705JJ7 Motorola, XC68HC705JJ7 Datasheet - Page 60

• Manufacturer Part Number: XC68HC705JJ7
• Description: MICROCONTROLLER
• Manufacturer: Motorola

Interrupts
4.7 Core Timer Interrupts
4.7.1 Core Timer Overflow Interrupt
4.7.2 Real-Time Interrupt
Advance Information
60
IRQR — Interrupt Request Reset Bit
The core timer can generate the following interrupts:
Setting the I bit in the condition code register disables core timer
interrupts. The controls and flags for these interrupts are in the core timer
status and control register (CTSCR) located at $0008.
An overflow interrupt request occurs if the core timer overflow flag (TOF)
becomes set while the core timer overflow interrupt enable bit (TOFE) is
also set. The TOF flag bit can be reset by writing a logic 1 to the CTOFR
bit in the CTSCR or by a reset of the device.
A real-time interrupt request occurs if the real-time interrupt flag (RTIF)
in the CTSCR becomes set while the real-time interrupt enable bit
(RTIE) is also set. The RTIF flag bit can be reset by writing a logical 1 to
the RTIFR bit in the CTSCR or by a reset of the device.
This write-only bit clears the IRQF flag bit and prevents redundant
execution of interrupt routines. Writing a logic 1 to IRQR clears the
IRQF. Writing a logic 0 to IRQR has no effect. IRQR always reads as
a logic 0. Reset has no effect on IRQR.
•
•
1 = Clear IRQF flag bit
0 = No effect
Timer overflow interrupt
Real-time interrupt
Interrupts
MC68HC705JJ7 • MC68HC705JP7 — REV 4
MOTOROLA