XC68HC705JJ7 Motorola, XC68HC705JJ7 Datasheet - Page 187

no-image

XC68HC705JJ7

Manufacturer Part Number
XC68HC705JJ7
Description
MICROCONTROLLER
Manufacturer
Motorola
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
XC68HC705JJ7CP
Manufacturer:
ON
Quantity:
6 233
Part Number:
XC68HC705JJ7CP
Manufacturer:
MOTOROLA/摩托罗拉
Quantity:
20 000
MC68HC705JJ7 • MC68HC705JP7 — REV 4
MOTOROLA
NOTE:
The optional oscillator resistor is NOT recommended for devices that
use an external RC oscillator. For such devices, this bit should be left
erased as a 0.
SWAIT — STOP Conversion to WAIT Bit
LVREN — Low-Voltage Reset Enable Bit
PIRQ — Port A IRQ Enable Bit
LEVEL — External Interrupt Sensitivity Bit
This EPROM bit disables the STOP instruction and prevents
inadvertently turning off the COP watchdog with a STOP instruction.
When the SWAIT bit is set, a STOP instruction puts the MCU in halt
mode. Halt mode is a wait-like low-power state. The internal oscillator
and timer clock continue to run, but the CPU clock stops. When the
SWAIT bit is clear, a STOP instruction stops the internal oscillator, the
internal clock, the CPU clock, the timer clock, and the COP watchdog
timer.
This EPROM bit enables the low-voltage reset (LVR) function.
This EPROM bit enables the PA3–PA0 pins to function as external
interrupt sources.
This EPROM bit makes the external interrupt inputs level-triggered as
well as edge-triggered
1 = STOP instruction converted to WAIT instruction
0 = STOP instruction not converted to WAIT instruction
1 = LVR function enabled
0 = LVR function disabled
1 = PA3–PA0 enabled as external interrupt sources
0 = PA3–PA0 not enabled as external interrupt sources
1 = IRQ/V
0 = IRQ/V
PA3–PA0 pins positive-edge triggered and high-level triggered
positive-edge triggered only
PP
PP
EPROM/OTPROM
pin negative-edge triggered and low-level triggered;
pin negative-edge triggered only; PA3–PA0 pins
Advance Information
EPROM/OTPROM
EPROM Registers
187

Related parts for XC68HC705JJ7