S912XET512J3VALR Freescale Semiconductor, S912XET512J3VALR Datasheet - Page 195

no-image

S912XET512J3VALR

Manufacturer Part Number
S912XET512J3VALR
Description
16-bit Microcontrollers - MCU 16 BIT,512K FLASH
Manufacturer
Freescale Semiconductor
Datasheet

Specifications of S912XET512J3VALR

Rohs
yes
Core
HCS12X
Processor Series
MC9S12XE
Data Bus Width
16 bit
Maximum Clock Frequency
50 MHz
Program Memory Size
512 KB
Data Ram Size
32 KB
On-chip Adc
Yes
Operating Supply Voltage
3.13 V to 5.5 V
Operating Temperature Range
- 40 C to + 105 C
Package / Case
LQFP-112
Mounting Style
SMD/SMT

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
S912XET512J3VALR
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
3.3.2.2
Read: Anytime. In emulation modes read operations will return the data read from the external bus. In all
other modes the data are read from this register.
Write: Only if a transition is allowed (see
directed to the external bus.
The MODE bits of the MODE register are used to establish the MCU operating mode.
Freescale Semiconductor
Address: 0x000B PRR
1. External signal (see
Reset
MODC,
MODB,
MODA
Field
7–5
W
R
MODC
MODC
Mode Select Bits — These bits control the current operating mode during RESET high (inactive). The external
mode pins MODC, MODB, and MODA determine the operating mode during RESET low (active). The state of
the pins is latched into the respective register bits after the RESET signal goes inactive (see
Write restrictions exist to disallow transitions between certain modes.
changes. Attempting non authorized transitions will not change the MODE bits, but it will block further writes to
these register bits except in special modes.
Both transitions from normal single-chip mode to normal expanded mode and from emulation single-chip to
emulation expanded mode are only executed by writing a value of 3’b101 (write once). Writing any other value
will not change the MODE bits, but will block further writes to these register bits.
Changes of operating modes are not allowed when the device is secured, but it will block further writes to these
register bits except in special modes.
In emulation modes reading this address returns data from the external bus which has to be driven by the
emulator. It is therefore responsibility of the emulator hardware to provide the expected value (i.e. a value
corresponding to normal single chip mode while the device is in emulation single-chip mode or a value
corresponding to normal expanded mode while the device is in emulation expanded mode).
Mode Register (MODE)
7
XGATE write access to this register during an CPU access which makes use
of this register could lead to unexpected results.
1
Table
= Unimplemented or Reserved
MODB
MODB
3-3).
6
1
MC9S12XE-Family Reference Manual Rev. 1.25
Table 3-8. MODE Field Descriptions
MODA
Figure 3-4. Mode Register (MODE)
MODA
5
1
Figure
CAUTION
3-5). In emulation modes write operations will be also
0
0
4
Description
0
0
3
Chapter 3 Memory Mapping Control (S12XMMCV4)
Figure 3-5
0
0
2
illustrates all allowed mode
0
0
1
Figure
3-4).
0
0
0
195

Related parts for S912XET512J3VALR