LFDAS12XSDT Freescale Semiconductor, LFDAS12XSDT Datasheet - Page 171

no-image

LFDAS12XSDT

Manufacturer Part Number
LFDAS12XSDT
Description
HARDWARE MC9S12XS 52-PIN
Manufacturer
Freescale Semiconductor
Datasheet

Specifications of LFDAS12XSDT

Module/board Type
*
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
For Use With/related Products
-
5.3.2.1
Register Global Address 0x7FFF01
1
2
3
Freescale Semiconductor
Special Single-Chip Mode
0x7FFF0A
0x7FFF0B
0x7FFF07
0x7FFF08
0x7FFF09
Address
ENBDM is read as 1 by a debugging environment in special single chip mode when the device is not secured or secured but
fully erased (non-volatile memory). This is because the ENBDM bit is set by the standard firmware before a BDM command
can be fully transmitted and executed.
CLKSW is read as 1 by a debugging environment in emulation modes when the device is not secured and read as 0 when
secured if emulation modes available.
UNSEC is read as 1 by a debugging environment in special single chip mode when the device is secured and fully erased,
else it is 0 and can only be read if not secure (see also bit description).
Global
Emulation Modes
All Other Modes
(if modes available)
BDMCCRH R
BDMGPR
Reserved
Reserved
Reserved
Register
BDM Status Register (BDMSTS)
Name
Reset
W
R
W
W
W
W
W
R
R
R
R
ENBDM
0
BGAE
1
0
0
7
Bit 7
1
Figure 5-2. BDM Register Summary (continued)
X
0
0
0
0
Figure 5-3. BDM Status Register (BDMSTS)
S12XS Family Reference Manual, Rev. 1.11
= Unimplemented, Reserved
= Always read zero
BDMACT
= Unimplemented, Reserved
= Indeterminate
BGP6
1
0
0
6
6
0
0
0
0
BGP5
0
0
0
0
5
5
0
0
0
0
SDV
BGP4
0
0
0
4
4
0
0
0
0
TRACE
BGP3
0
0
0
3
3
0
0
0
0
0
Background Debug Module (S12XBDMV2)
= Implemented (do not alter)
= Implemented (do not alter)
= Always read zero
CLKSW
CCR10
BGP2
1
0
0
2
2
0
0
0
2
UNSEC
CCR9
BGP1
0
0
0
1
1
0
0
0
3
CCR8
BGP0
Bit 0
0
0
0
0
0
0
0
0
171

Related parts for LFDAS12XSDT