C8051F352-GQR Silicon Laboratories Inc, C8051F352-GQR Datasheet - Page 227

• Manufacturer Part Number: C8051F352-GQR
• Description: IC 8051 MCU 8K FLASH 32LQFP
• Manufacturer: Silicon Laboratories Inc
• Series: C8051F35xr

Specifications of C8051F352-GQR

• Core Processor: 8051
• Core Size: 8-Bit
• Speed: 50MHz
• Connectivity: SMBus (2-Wire/I²C), SPI, UART/USART
• Peripherals: POR, PWM, Temp Sensor, WDT
• Number Of I /o: 17
• Program Memory Size: 8KB (8K x 8)
• Program Memory Type: FLASH
• Ram Size: 768 x 8
• Voltage - Supply (vcc/vdd): 2.7 V ~ 3.6 V
• Data Converters: A/D 8x16b; D/A 2x8b
• Oscillator Type: Internal
• Operating Temperature: -40°C ~ 85°C
• Package / Case: 32-LQFP
• Core: 8051
• Processor Series: C8051F3x
• Data Bus Width: 8 bit
• Maximum Clock Frequency: 50 MHz
• Data Ram Size: 768 B
• Data Rom Size: 128 B
• On-chip Adc: Yes
• Number Of Programmable I/os: 17
• Number Of Timers: 4 bit
• Operating Supply Voltage: 2.7 V to 3.6 V
• Mounting Style: SMD/SMT
• A/d Bit Size: 16 bit
• A/d Channels Available: 8
• Height: 1.4 mm
• Interface Type: I2C, SMBus, SPI, UART
• Length: 7 mm
• Maximum Operating Temperature: + 85 C
• Minimum Operating Temperature: - 40 C
• Supply Voltage (max): 3.6 V
• Supply Voltage (min): 2.7 V
• Width: 7 mm
• For Use With: 336-1083 - DEV KIT FOR F350/351/352/353
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Eeprom Size: -
• Lead Free Status / Rohs Status: Details

24. Revision Specific Behavior
This chapter describes a functional difference between C8051F35x “REV B” and “REV C” or later devices.
The functionality of the VREF- pin differs between these revisions.
24.1. Revision Identification
The Lot ID Code on the top side of the device package can be used for decoding device revision informa-
tion. On C8051F350/2 devices, the revision letter is the first letter of the Lot ID Code. On C8051F351/3
devices, the revision letter is the first of the Lot ID Code. Figure 24.1 shows how to find the revision on the
top side of the device package.
24.1. VREF- pin
The required connection for the VREF- pin differs between the "REV B" and "REV C" and later devices.
On "REV B" devices, when the internal voltage reference is enabled, the VREF- pin is internally connected
to GND so the VREF- pin can be left unconnected externally.
On "REV C" and later devices, when the internal voltage reference is enabled, the VREF- pin is not inter-
nally connected to GND. The VREF- pin must be connected to GND externally for the voltage reference to
operate properly.
Revision Letter
C8051F350/2 Package Marking
C8051F350
CCNAVT
0450
Figure 24.1. Reading Package Marking
Rev. 1.1
Revision Letter
C8051F351/3 Package Marking
SILABS
F351
CCNAKX
0537+
C8051F350/1/2/3
227