KSZ8863FLLI Micrel Inc, KSZ8863FLLI Datasheet - Page 28

no-image

KSZ8863FLLI

Manufacturer Part Number
KSZ8863FLLI
Description
IC ETHERNET SWITCH 3PORT 48-LQFP
Manufacturer
Micrel Inc
Datasheet

Specifications of KSZ8863FLLI

Controller Type
Ethernet Switch Controller
Interface
MII
Voltage - Supply
1.8V, 2.5V, 3.3V
Operating Temperature
-40°C ~ 85°C
Mounting Type
Surface Mount
Package / Case
48-LQFP
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Current - Supply
-
Lead Free Status / RoHS Status
Supplier Unconfirmed, Lead free / RoHS Compliant
Other names
576-3750

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
KSZ8863FLLI
Manufacturer:
Micrel
Quantity:
446
Part Number:
KSZ8863FLLI
Manufacturer:
Micrel Inc
Quantity:
10 000
Part Number:
KSZ8863FLLI
0
Micrel, Inc.
The MII operates in either PHY mode or MAC mode. The data interface is a nibble wide and runs at ¼ the network bit rate
(not encoded). Additional signals on the transmit side indicate when data is valid or when an error occurs during
transmission. Similarly, the receive side has signals that convey when the data is valid and without physical layer errors.
For half duplex operation, the SCOL signal indicates if a collision has occurred during transmission.
The KSZ8863MLL/FLL does not provide the MRXER signal for PHY mode operation and the MTXER signal for MAC
mode operation. Normally, MRXER indicates a receive error coming from the physical layer device and MTXER indicates
a transmit error from the MAC device. Since the switch filters error frames, these MII error signals are not used by the
KSZ8863MLL/FLL. So, for PHY mode operation, if the device interfacing with the KSZ8863MLL/FLL has an MRXER input
pin, it needs to be tied low. And, for MAC mode operation, if the device interfacing with the KSZ8863MLL/FLL has an
MTXER input pin, it also needs to be tied low.
The KSZ8863MLL/FLL provides a bypass feature in the MII PHY mode. Pin SMTXER3/MII_LINK is used for MII link
status. If the host is power down, pin MII_LINK will go to high. In this case, no new ingress frames from port1 or port 2 will
be sent out through port 3, and the frames for port 3 already in packet memory will be flushed out.
RMII Interface Operation
The Reduced Media Independent Interface (RMII) specifies a low pin count Media Independent Interface (MII). RMII
provides a common interface between physical layer and MAC layer devices, and has the following key characteristics:
When EN_REFCLKO_3 is high, KSZ8863RLL will output a 50MHz in REFCLKO_3. Register 198 bit[3] is used to select
internal or external reference clock. Internal reference clock means that the clock for the RMII of KSZ8863RLL will be
provided by the KSZ8863RLL internally and the REFCLKI_3 pin is unconnected. For the external reference clock, the
clock will provide to KSZ8863RLL via REFCLKI_3.
Note: If the reference clock is not provided by the KSZ8863RLL, this 50MHz reference clock with an external divide by 2 device has to be used in X1 pin
instead of the 25MHz crystal since the clock skew of these two clock sources will impact on the RMII timing before Rev.A3 part. The Rev A3 part can
connect the external 50MHz reference clock to X1 pin and SMTXC3/REFCLKI_3 pins directly with strap pins of pin 17 SMTXD33/EN_REFCLKO_3 and
pin 18 SMTXD32 to be pulled down.
August 2010
1. ports 10Mbps and 100Mbps data rates.
2. Uses a single 50 MHz clock reference (provided internally or externally).
3. Provides independent 2-bit wide (di-bit) transmit and receive data paths.
4. Contains two distinct groups of signals: one for transmission and the other for reception
0
0
0
1
1
Reg198[3]
0
1
1
1
0
/EN_REFCLKO_3
Pin 17 SMTXD33
Internal pull-up
0
0
1
0 or 1
Pin 18 SMTXD32
Internal pull-up
(For Rev A3)
Table 5. RMII Clock Setting
28
External 50MHz OSC
input to SMTXC3
/REFCLKI_3 and X1 pin
directly
50MHz on X1 pin is as
clock source.
REFCLKO_3 Output Is
Feedback to REFCLKI_3
externally
25MHz on X1 pin is as
clock source.
REFCLKO_3 Output Is
Feedback to REFCLKI_3
externally
50MHz RMII Reference
Clock goes to SMTXC3/
REFCLKI_3 internally.
REFCLKI_3 is
unconnected
Clock Source
EN_REFCLKO_3 = 0
to Disable
REFCLKO_3 for
better EMI
EN_REFCLKO_3 = 1
to Enable
REFCLKO_3
EN_REFCLKO_3 = 1
to Enable
REFCLKO_3
EN_REFCLKO_3 = 1
to Enable
REFCLKO_3
Not suggest
Note
KSZ8863MLL/FLL/RLL
M9999-081810-1.2

Related parts for KSZ8863FLLI