UPD78F9222MC(T)-5A4-A NEC, UPD78F9222MC(T)-5A4-A Datasheet - Page 73

8BIT MCU, 4K FLASH, 256B RAM, 78F9222

UPD78F9222MC(T)-5A4-A

Manufacturer Part Number
UPD78F9222MC(T)-5A4-A
Description
8BIT MCU, 4K FLASH, 256B RAM, 78F9222
Manufacturer
NEC
Datasheet

Specifications of UPD78F9222MC(T)-5A4-A

Controller Family/series
UPD78
No. Of I/o's
17
Ram Memory Size
256Byte
Cpu Speed
10MHz
No. Of Timers
4
No. Of
RoHS Compliant
Core Size
8bit
Program Memory Size
4KB
Oscillator Type
External, Internal

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
UPD78F9222MC(T)-5A4-A
Manufacturer:
NEC
Quantity:
1 000
Part Number:
UPD78F9222MC(T)-5A4-A
Manufacturer:
NEC/PBF
Quantity:
6 640
Part Number:
UPD78F9222MC(T)-5A4-A
Manufacturer:
RENESAS/瑞萨
Quantity:
20 000
Company:
Part Number:
UPD78F9222MC(T)-5A4-A
Quantity:
458
(3) Oscillation stabilization time select register (OSTS)
Cautions 1. To set and then release the STOP mode, set the oscillation stabilization time as follows.
Remarks 1. ( ): f
Address: FFF4H After reset: Undefined R/W
This register is used to select oscillation stabilization time of the clock supplied from the oscillator when the STOP
mode is released. The wait time set by OSTS is valid only when the crystal/ceramic oscillation clock is selected
as the system clock and after the STOP mode is released. If the high-speed internal oscillator or external clock
input is selected as the system clock source, no wait time elapses.
The system clock oscillator and the oscillation stabilization time that elapses after power application or release of
reset are selected by the option byte. For details, refer to CHAPTER 17 OPTION BYTE.
OSTS is set by using an 8-bit memory manipulation instruction.
Symbol
OSTS
2. The wait time after the STOP mode is released does not include the time from the release of
2. Determine the oscillation stabilization time of the resonator by checking the characteristics of the
3. The oscillation stabilization time that elapses on power application or after release of reset is
Expected oscillation stabilization time of resonator ≤ Oscillation stabilization time set by
OSTS
the STOP mode to the start of clock oscillation (“a” in the figure below), regardless of
whether STOP mode was released by reset signal generation or interrupt generation.
OSTS1
selected by the option byte. For details, refer to CHAPTER 17 OPTION BYTE.
resonator to be used.
Figure 5-5. Format of Oscillation Stabilization Time Select Register (OSTS)
7
0
0
0
1
1
X
= 10 MHz
OSTS0
6
0
0
1
0
1
waveform
of X1 pin
Voltage
2
2
2
2
CHAPTER 5 CLOCK GENERATORS
10
12
15
17
/f
/f
/f
/f
X
X
X
X
5
0
(102.4
(409.6
(3.27 ms)
(13.1 ms)
STOP mode is released
User’s Manual U16898EJ5V0UD
µ
µ
s)
s)
4
0
Selection of oscillation stabilization time
a
3
0
2
0
OSTS1
1
OSTS0
0
73

Related parts for UPD78F9222MC(T)-5A4-A