AD9553/PCBZ Analog Devices Inc, AD9553/PCBZ Datasheet - Page 10

• Manufacturer Part Number: AD9553/PCBZ
• Description: Clock Translator Eval. Board
• Manufacturer: Analog Devices Inc

Specifications of AD9553/PCBZ

• Silicon Manufacturer: Analog Devices
• Silicon Core Number: AD9553
• Kit Application Type: Clock & Timing
• Application Sub Type: Clock Translator
• Peak Reflow Compatible (260 C): Yes
• Msl: MSL 3 - 168 Hours
• Rohs Compliant: Yes
• Development Tool Type: Hardware - Eval/Demo Board
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

AD9553
PIN CONFIGURATION AND FUNCTION DESCRIPTIONS
Table 13. Pin Function Descriptions
Pin No.
29, 30, 31,
32, 1, 2
3, 4, 5, 6
7
8
9, 10
11
12
13
14
15
16
17, 19
18, 21, 28
20
26, 22
27, 23
24, 25
Not
Applicable
1
I = input, I/O = input/output, O = output, P = power, and P/O = power/output.
Mnemonic
Y0, Y1, Y2, Y3,
Y4, Y5
A0, A1, A2,
A3
REFA
REFB/REFA
XTAL
SEL REFB
OM2/CS
OM1/SCLK
OM0/SDIO
RESET
FILTER
LDO
VDD
LOCKED
OUT1, OUT2
OUT1, OUT2
GND
EP
Type
I
I
I
I
I
I
I
I
I/O
I
I/O
P/O
P
O
O
O
P
1
Digital Input/Output. When the device is not in SPI mode, this pin is an input only and functions as an
LDO Decoupling Pins. Connect a 0.47 μF decoupling capacitor from each of these pins to ground.
Complementary Square Wave Clocking Outputs.
Description
Control Pins. These pins select one of 52 preset output frequency combinations for OUT1 and OUT2. Note
that when all six control pins are Logic 0, SPI programming is active.
Control Pins. These pins select one of 15 preset input reference frequencies. Note that when all four control
pins are Logic 0, SPI programming is active.
Reference Clock Input. Connect this pin to a single-ended active clock input signal. Alternatively, this pin is
the noninverted part of a differential clock input signal.
Reference Clock Input. Connect this pin to a single-ended active clock input signal. Alternatively, this pin is
the inverted part of a differential clock input signal.
Crystal Resonator Input. Connect a crystal resonator across these pins. Alternatively, connect a single-ended
clock source (CMOS compatible) to either input pin (let the unused pin float). When using the preset
input/output frequencies via the Y5 to Y0 and A3 to A0 pins, the crystal must have a resonant frequency of
25 MHz with a specified load capacitance of 10 pF.
Control Pin. This pin allows manual selection of REFA (Logic 0) or REFB (Logic 1) as the active reference
assuming that the desired reference signal is present. Note that this pin is nonfunctional when
Register 0x29[5] = 1.
Digital Input. When the device is not in SPI mode, this pin is an output mode control pin (OM2) with an
internal 40 kΩ pull-up resistor. The OM2 pin, in conjunction with the OM0 and OM1 pins, allows the user to
select one of eight output configurations (see Table 21). In SPI mode, this pin is an active low chip select (CS)
with no internal pull-up resistor.
Digital Input. When the device is not in SPI mode, this pin is an output mode control pin (OM1) with an
internal 40 kΩ pull-up resistor. The OM1 pin, in conjunction with the OM0 and OM2 pins, allows the user to
select one of eight output configurations (see Table 21). In SPI mode, this pin is the serial data clock (SCLK)
with no internal pull-up resistor.
output mode control pin (OM0) with an internal 40 kΩ pull-up resistor. The OM0 pin, in conjunction with the
OM1 and OM2 pins, allows the user to select one of eight output configurations (see Table 21). In SPI mode,
this pin is the serial data input/output (SDIO) with no internal pull-up resistor.
Reset Internal Logic. This is a digital input pin. This pin is active low with a 100 kΩ internal pull-up resistor
and resets the internal logic to default states (see the Automatic Power-On Reset section).
Loop Filter Node for the PLL. Connect external loop filter components (see Figure 30) from this pin to Pin 17 (LDO).
Power Supply Connection: 3.3 V Analog Supply.
Active High Locked Status Indicator for the PLL.
Square Wave Clocking Outputs.
Ground.
Exposed Pad. The exposed die pad must be connected to GND.
REFB/REFA
NOTES
1. EXPOSED DIE PAD MUST BE CONNECTED TO GND.
REFA
Y4
Y5
A0
A1
A2
A3
1
2
3
4
5
6
7
8
Figure 2. Pin Configuration
Rev. A | Page 10 of 44
(Not to Scale)
PIN 1
INDICATOR
AD9553
TOP VIEW
24 GND
23 OUT2
22
21 VDD
20 LOCKED
19 LDO
18 VDD
17 LDO
OUT2