ISP1508AET NXP Semiconductors, ISP1508AET Datasheet - Page 11

no-image

ISP1508AET

Manufacturer Part Number
ISP1508AET
Description
RF Transceiver USB 2.0 ULPI TRNSCVR
Manufacturer
NXP Semiconductors
Datasheet

Specifications of ISP1508AET

Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
935283548118 ISP1508AET-T

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ISP1508AET
Manufacturer:
NXP/恩智浦
Quantity:
20 000
Part Number:
ISP1508AETT
Manufacturer:
ST
0
Part Number:
ISP1508AETTM
Quantity:
3 770
Part Number:
ISP1508AETTM
Manufacturer:
ST
Quantity:
20 000
NXP Semiconductors
Table 6.
[1]
Table 7.
[1]
ISP1508A_ISP1508B_1
Product data sheet
Load capacitance C
crystal
10 pF
20 pF
Load capacitance C
crystal
10 pF
20 pF
Specified by the crystal manufacturer.
Specified by the crystal manufacturer.
[1]
[1]
External capacitor values for 13 MHz or 19.2 MHz clock frequency
External capacitor values for 24 MHz or 26 MHz clock frequency
7.12 CHIP_SEL
7.13 DIR
L
L
of the
of the
Table 5.
When a clock is driven into XTAL1, XTAL2 must be left open.
If a crystal is attached, it requires a capacitor on each terminal of the crystal to GND. The
recommended crystal specification and required external capacitors are given in
and
When CHIP_SEL is inactive, ULPI pins DATA[7:0], CLOCK, DIR and NXT are 3-stated
and the STP input is ignored; internal circuits are powered-down as well.
When CHIP_SEL is active, the ISP1508 will operate normally.
ULPI direction output pin. Synchronous to the rising edge of CLOCK. Controls the
direction of the data bus. By default, the ISP1508 holds DIR at LOW, causing the data bus
to be an input. When DIR is LOW, the ISP1508 listens for data from the link. The ISP1508
pulls DIR to HIGH only when it has data to send to the link, which is for one of the two
reasons:
This pin can be 3-stated when the CHIP_SEL pin is not active.
CFG1
0
1
1
To send the USB receive data, RXCMD status updates and register reads data to the
link.
To block the link from driving the data bus during power-up, reset and low power
(suspend) mode.
Table
7.
Allowed crystal or clock frequency on the XTAL1 pin
Maximum series resistance R
crystal
< 180
< 100
Maximum series resistance R
crystal
< 140
< 60
CFG2
1
0
1
[1]
[1]
Rev. 01 — 14 August 2007
Allowed crystal or clock frequency on the XTAL1 pin
26 MHz
24 MHz
13 MHz
S
S
of the
of the
ISP1508A; ISP1508B
External capacitor C
value
18 pF
39 pF
External capacitor C
value
18 pF
39 pF
…continued
ULPI HS USB transceiver
© NXP B.V. 2007. All rights reserved.
XTAL
XTAL
Table 6
11 of 86

Related parts for ISP1508AET