PIC24HJ64GP510A-E/PF Microchip Technology, PIC24HJ64GP510A-E/PF Datasheet - Page 35

16 Bit MCU 40MIPS 64KB FLASH 100 TQFP 14x14x1mm TRAY

PIC24HJ64GP510A-E/PF

Manufacturer Part Number
PIC24HJ64GP510A-E/PF
Description
16 Bit MCU 40MIPS 64KB FLASH 100 TQFP 14x14x1mm TRAY
Manufacturer
Microchip Technology
Series
PIC® 24Hr

Specifications of PIC24HJ64GP510A-E/PF

Core Processor
PIC
Core Size
16-Bit
Speed
40 MIPs
Connectivity
CAN, I²C, IrDA, LIN, SPI, UART/USART
Peripherals
Brown-out Detect/Reset, DMA, POR, PWM, WDT
Number Of I /o
85
Program Memory Size
64KB (22K x 24)
Program Memory Type
FLASH
Ram Size
8K x 8
Voltage - Supply (vcc/vdd)
3 V ~ 3.6 V
Data Converters
A/D 32x10b/12b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 125°C
Package / Case
100-TQFP, 100-VQFP
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Eeprom Size
-
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
5.4
5.4.1
Flash memory write and erase operations are
controlled by the NVMCON register. Programming is
performed by setting NVMCON to select the type of
erase
(Table
the WR control bit (NVMCON<15>).
In ICSP mode, all programming operations are
self-timed. There is an internal delay between the user
setting the WR control bit and the automatic clearing of
the WR control bit when the programming operation is
complete. Please refer to
Characteristics and Timing Requirements”
detailed information about the delays associated with
various programming operations.
TABLE 5-2:
FIGURE 5-5:
© 2010 Microchip Technology Inc.
0x404F
0x404D
0x404C
0x4042
NVMCON
Value
V
PGDx
PGCx
MCLR
DD
5-3) and initiating the programming by setting
operation
Flash Memory Programming in
ICSP Mode
PROGRAMMING OPERATIONS
Erase all code memory, executive
memory and CodeGuard™ Configuration
registers (does not erase Unit ID or
Device ID registers).
Erase General Segment and FGS
Configuration register.
Erase Secure Segment and FSS
Configuration register. This operation will
also erase the General Segment and
FGS Configuration register.
Erase a page of code memory or
executive memory.
NVMCON ERASE OPERATIONS
P14
(Table
P6
ENTERING ICSP™ MODE
Erase Operation
5-2)
P21
Section 8.0 “AC/DC
or
P18
write
V
b31
IH
0
operation
b30
1
Program/Verify Entry Code = 0x4D434851
b29
for
0
b28
P1A
0
P1B
b27
TABLE 5-3:
5.4.2
The WR bit (NVMCON<15>) is used to start an erase
or write cycle. Setting the WR bit initiates the
programming cycle.
All erase and write cycles are self-timed. The WR bit
should be polled to determine if the erase or write cycle
has been completed. Starting a programming cycle is
performed as follows:
1
0x4001
0x4000
0x4003
NVMCON
Value
...
BSET
b3
0
STARTING AND STOPPING A
PROGRAMMING CYCLE
Program 1 row (64 instruction words)
of code memory or executive memory.
Write a Configuration register byte.
Program a code memory word.
NVMCON, #WR
NVMCON WRITE OPERATIONS
b2
0
b1
0
V
IH
Write Operation
b0
1
P19
DS70152H-page 35
P7

Related parts for PIC24HJ64GP510A-E/PF