MC9S12XDT512CAA Freescale, MC9S12XDT512CAA Datasheet - Page 961

no-image

MC9S12XDT512CAA

Manufacturer Part Number
MC9S12XDT512CAA
Description
Manufacturer
Freescale
Datasheet

Specifications of MC9S12XDT512CAA

Cpu Family
HCS12
Device Core Size
16b
Frequency (max)
40MHz
Interface Type
CAN/I2C/SCI/SPI
Total Internal Ram Size
32KB
# I/os (max)
59
Number Of Timers - General Purpose
12
Operating Supply Voltage (typ)
2.5/5V
Operating Supply Voltage (max)
2.75/5.5V
Operating Supply Voltage (min)
2.35/3.15V
On-chip Adc
8-chx10-bit
Instruction Set Architecture
CISC
Operating Temp Range
-40C to 85C
Operating Temperature Classification
Industrial
Mounting
Surface Mount
Pin Count
80
Package Type
PQFP
Program Memory Type
Flash
Program Memory Size
512KB
Lead Free Status / RoHS Status
Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MC9S12XDT512CAA
Manufacturer:
FREESCALE
Quantity:
2 235
Part Number:
MC9S12XDT512CAA
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MC9S12XDT512CAA
Manufacturer:
FREESCALE
Quantity:
2 235
Part Number:
MC9S12XDT512CAAR
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Port
AD0
AD1
H
P
J
1. Each cell represents one register with individual configuration bits
23.0.6
23.0.6.1
This register holds the value driven out to the pin if the pin is used as a general purpose I/O.
Writing to this register has only an effect on the pin if the pin is used as general purpose output.
When reading this address, the buffered state of the pin is returned if the associated data direction
register bit is set to “0”.
If the data direction register bits are set to logic level “1”, the contents of the data register is
returned. This is independent of any other configuration
23.0.6.2
This is a read-only register and always returns the buffered state of the pin
23.0.6.3
This register defines whether the pin is used as an input or an output.
If a peripheral module controls the pin the contents of the data direction register is ignored
(Figure
Data
yes
yes
yes
yes
yes
23-76).
Registers
Data Register
Input Register
Data Direction Register
Direction
Data
yes
yes
yes
yes
yes
Table 23-67. Register Availability per Port
Input
yes
yes
yes
Reduced
Drive
yes
yes
yes
yes
yes
Enable
Pull
yes
yes
yes
yes
yes
(Figure
Polarity
Select
yes
yes
yes
23-76).
1
Wired-OR
Mode
(Figure
Interrupt
Enable
23-76).
yes
yes
yes
Interrupt
Flag
yes
yes
yes

Related parts for MC9S12XDT512CAA