MC68EC060RC50 Freescale Semiconductor, MC68EC060RC50 Datasheet - Page 144

• Manufacturer Part Number: MC68EC060RC50
• Description: IC MPU 32BIT 50MHZ 206-PGA
• Manufacturer: Freescale Semiconductor

Specifications of MC68EC060RC50

• Processor Type: M680x0 32-Bit
• Speed: 50MHz
• Voltage: 3.3V
• Mounting Type: Surface Mount
• Package / Case: 206-PGA
• Family Name: M68000
• Device Core: ColdFire
• Device Core Size: 32b
• Frequency (max): 50MHz
• Instruction Set Architecture: RISC
• Supply Voltage 1 (typ): 3.3V
• Operating Supply Voltage (max): 3.465V
• Operating Supply Voltage (min): 3.135V
• Operating Temp Range: 0C to 110C
• Operating Temperature Classification: Commercial
• Mounting: Through Hole
• Pin Count: 206
• Package Type: PGA
• Lead Free Status / RoHS Status: Contains lead / RoHS non-compliant
• Features: -
• Lead Free Status / Rohs Status: Compliant

Floating-Point Unit
6.6.2.2 TRAP ENABLED RESULTS (FPCR SNAN BIT SET). If the destination is not a
floating-point data register (FMOVE OUT instruction), the destination (memory or integer
data register) is written with the same data as though the trap were disabled (FPCR SNAN
bit clear), and then control is passed to the user SNAN handler as a post-instruction excep-
tion. If desired, the user SNAN handler can overwrite the result.
For floating-point data register destinations, the source (if register-to-register instruction)
and destination floating-point data registers are not modified. Control is passed to the user
SNAN handler as a pre-instruction exception when the next floating-point instruction is
encountered. In this case, the SNAN user handler should supply the result.
The SNAN user handler must execute an FSAVE instruction as the first floating-point
instruction to prevent the FPU from taking more exceptions. The FSAVE frame generates a
floating-point frame that contains the source operand that has been converted to extended
precision. If the destination is a floating-point data register, it contains the original value. The
FPIAR points to the floating-point instruction that caused the exception. In addition, if the
offending instruction is FMOVE OUT, an integer stack frame format $3 is created as a result
of a post-instruction exception, the effective address of the destination memory operand is
provided. The effective address field is undefined if the destination is an integer data regis-
ter.
The user SNAN exception handler may discard the floating-point state frame once the han-
dler has completed. The RTE instruction must be executed to return to normal instruction
flow.
6.6.3 Operand Error
The operand error exception encompasses problems arising in a variety of operations,
including those errors not frequent or important enough to merit a specific exceptional con-
dition. Basically, an operand error occurs when an operation has no mathematical interpre-
tation for the given operands. Table 6-12 lists the possible operand errors, both native and
non-native to the MC68060, which the M68060SP unimplemented instruction exception
handler can report. When an operand error occurs, the OPERR bit is set in the FPSR EXC
byte.
6-26
M68060 USER’S MANUAL
MOTOROLA