MC68EC060RC50 Freescale Semiconductor, MC68EC060RC50 Datasheet - Page 195

IC MPU 32BIT 50MHZ 206-PGA

MC68EC060RC50

Manufacturer Part Number
MC68EC060RC50
Description
IC MPU 32BIT 50MHZ 206-PGA
Manufacturer
Freescale Semiconductor
Datasheets

Specifications of MC68EC060RC50

Processor Type
M680x0 32-Bit
Speed
50MHz
Voltage
3.3V
Mounting Type
Surface Mount
Package / Case
206-PGA
Family Name
M68000
Device Core
ColdFire
Device Core Size
32b
Frequency (max)
50MHz
Instruction Set Architecture
RISC
Supply Voltage 1 (typ)
3.3V
Operating Supply Voltage (max)
3.465V
Operating Supply Voltage (min)
3.135V
Operating Temp Range
0C to 110C
Operating Temperature Classification
Commercial
Mounting
Through Hole
Pin Count
206
Package Type
PGA
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Features
-
Lead Free Status / Rohs Status
Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MC68EC060RC50
Manufacturer:
NXP
Quantity:
1 746
Bus Operation
To exit the LPSTOP mode, the processor CLK must be restarted for at least eight CLK and
two BCLK periods prior to asserting either the RSTI or generating an interrupt. It is impera-
tive before asserting RSTI or generating the interrupt no alternate master activity be done
until the processor begins exception processing for either the reset or interrupt. Additionally,
the following control signals must be pulled-up or negated during this time: BB, TRA, TA,
TEA, CLA, BGR, BG, SNOOP, AVEC, MDIS, CDIS, TCI, and TBI. The processor uses the
PSTx encoding of $18 to indicate exception processing.
7-40
Figure 7-31. Breakpoint Interrupt Acknowledge Bus Cycle Timing
MISCELLANEOUS
ATTRIBUTES
UPA1–UPA0
TM2–TM0
SIZ1–SIZ0
TT1–TT0
BS3–BS1
A31–A0
D31–D0
CIOUT
BCLK
R/W
BS0
SAS
TIP
TA
TS
ACKNOWLEDGE
C1
BREAKPOINT
M68060 USER’S MANUAL
BYTE
C2
C1
WRITE STACK
C2
MOTOROLA

Related parts for MC68EC060RC50