LUPXA255A0C200

Manufacturer Part NumberLUPXA255A0C200
DescriptionIC MICRO PROCESSOR 200MHZ 256BGA
ManufacturerIntel
LUPXA255A0C200 datasheets
 


Specifications of LUPXA255A0C200

Processor TypeXScale®Speed200MHz
Voltage3.3VMounting TypeSurface Mount
Package / Case256-BGALead Free Status / RoHS StatusLead free / RoHS Compliant
Features-Other names866868
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
Page 31
32
Page 32
33
Page 33
34
Page 34
35
Page 35
36
Page 36
37
Page 37
38
Page 38
39
Page 39
40
Page 40
Page 35/40

Download datasheet (2Mb)Embed
PrevNext
4.8
Memory Bus and PCMCIA AC Specifications
This section provides the timing information for these types of memory:
SRAM / ROM / Flash / Synchronous Fast Flash Asynchronous writes
ROM / Flash / Synchronous Fast Flash AC Specifications” on page
Variable latency I/O
page
35)
Card interface (PCMCIA or Compact Flash)
Flash) AC Specifications” on page
Synchronous memories
page
36)
Table 19. SRAM / ROM / Flash / Synchronous Fast Flash AC Specifications
Symbol
tromAS
MA(25:0) setup to nCS, nOE, nSDCAS (as nADV) asserted
MA(25:0) hold after nCS, nOE, nSDCAS (as nADV) de-
tromAH
asserted
tromASW
MA(25:0) setup to nWE asserted
tromAHW
MA(25:0) hold after nWE de-asserted
tromCES
nCS setup to nWE asserted
tromCEH
nCS hold after nWE de-asserted
tromDS
MD(31:0), DQM(3:0) write data setup to nWE asserted
tromDSWH MD(31:0), DQM(3:0) write data setup to nWE de-asserted
tromDH
MD(31:0), DQM(3:0) write data hold after nWE de-asserted
tromNWE
nWE high time between beats of write data
Table 20. Variable Latency I/O Interface AC Specifications
Symbol
tvlioAS
MA(25:0) setubp to nCS asserted
tvlioASRW
MA(25:0) setup to nOE or nPWE asserted
tvlioAH
MA(25:0) hold after nOE or nPWE de-asserted
tvlioCES
nCS setup to nOE or nPWE asserted
tvlioCEH
nCS hold after nOE or nPWE de-asserted
tvlioDSW
MD(31:0), DQM(3:0) write data setup to nPWE asserted
MD(31:0), DQM(3:0) write data setup to nPWE de-
tvlioDSWH
asserted
tvlioDHW
MD(31:0), DQM(3:0) hold after nPWE de-asserted
tvlioDHR
MD(31:0) read data hold after nOE de-asserted
tvlioRDYH
RDY hold after nOE, nPWE de-asserted
tvlioNPWE
nPWE, nOE high time between beats of write or read data
Intel® PXA255 Processor Electrical, Mechanical, and Thermal Specification
(Table 20, “Variable Latency I/O Interface AC Specifications” on
(Table 21, “Card Interface (PCMCIA or Compact
36)
(Table 22, “Synchronous Memory Interface AC Specifications 1” on
Description
Description
Electrical Specifications
(Table 19, “SRAM /
35)
MEMCLKs
1
1
3
1
2
1
1
2
1
2
MEMCLKs
1
1
1
2
1
1
2
1
0
0
2
35