IDT82V2108PX IDT, Integrated Device Technology Inc, IDT82V2108PX Datasheet - Page 62

• Manufacturer Part Number: IDT82V2108PX
• Description: IC FRAMER T1/J1/E1 8CH 128-PQFP
• Manufacturer: IDT, Integrated Device Technology Inc

Specifications of IDT82V2108PX

• Controller Type: T1/E1/J1 Framer
• Interface: Parallel
• Voltage - Supply: 2.97 V ~ 3.63 V
• Current - Supply: 160mA
• Operating Temperature: -40°C ~ 85°C
• Mounting Type: Surface Mount
• Package / Case: 128-MQFP, 128-PQFP
• Screening Level: Industrial
• Mounting: Surface Mount
• Operating Temperature (min): -40C
• Operating Temperature (max): 85C
• Lead Free Status / RoHS Status: Contains lead / RoHS non-compliant
• Other names: 82V2108PX

IDT82V2108
3.11.2.3
receive the data from all eight framers. The data from up to four framers
is byte-interleaved output on one of the two multiplexed buses. The mul-
tiplexed bus is chosen by the MRBS (b7, T1/J1-003H). When the data
from four framers is output on one multiplexed bus, the sequence of
data is arranged by setting the channel offset TSOFF[6:0] (b6~0, T1/J1-
077H). The data from different framers on one multiplexed bus must be
shifted at a different channel offset to avoid data mixing. Then the
received data of each framer can be controlled by the MRBC (b6, T1/J1-
003H) to output to the selected multiplexed bus or not. The MRBC (b6,
T1/J1-003H) of the framers that are output to the same multiplexed bus
must be set to the same value.
is clocked by MRSCCK. The active edge of MRSCCK to sample the
pulse on MRSCFS and to update the data on MRSD, MRSFS and MRS-
SIG is determined by the following bits in the registers (refer to
Table 24).
Functional Description
Table 24: Active Edge Selection of MRSCCK (in T1/J1 Receive
Multiplexed Mode)
Note:
When the RSCFSFALL/RSCCKRISE of any of the eight framers is configured as logic 1,
all the others are taken as logic 1. That is, the RSCFSFALL/RSCCKRISE should be con-
figured to the same value in Receive Multiplexed mode.
It is a special case when the CMS (b4, T1/J1-078H) is logic 1 and the RSCFSFALL (b1,
T1/J1-003H) is not equal to RSCCKRISE (b0, T1/J1-003H). The RSD_RSCFS_EDGE
(b5, T1/J1-078H) is invalid and the signals on the MRSD, MRSSIG and the MRSFS pins
are updated on the first active edge of RSCCK.
MRSCCK
MRSSIG
MRSCFS
MRSFS
MRSD
In this mode (refer to Figure 19), two multiplexed buses are used to
In the Receive Multiplexed mode, the data on the system interface
When the TSOFF[6:0] of Framer1 are set to 7'b0000000, the TSOFF[6:0] of Framer2 are set to 7'b0000001, the TSOFF[6:0] of Framer3 are set to 7'b0000010, the TSOFF[6:0] of Framer4 are set to
7'b0000011, the BOFF_EN of the four Framers are set to logic 0:
MRSCFS
MRSSIG
MRSFS
MRSD
7
C
D
8
Receive Multiplexed Mode
Parity
bit
P
P
X
X
the Bit Determining the Active Edge of MRSCCK
X
X
Framer1
Figure 33. T1/J1 Receive Multiplexed Mode - Functional Timing Example 1
X
X
X
X
RSCCKRISE (b0, T1/J1-003H)
RSCFSFALL (b1, T1/J1-003H)
X
X
X
X
F-bit
X
F
The RSCCKRISE(b0, T1/J1-003H) is logic 1 and the RSCFSFALL (b1, T1/J1-003H) is logic 0.
In this example, Framer1 to Frame4 are supposed to be multiplexed to one multiplexed bus.
Parity
P
bit
P
The CMS (b4, T1/J1-078H) is logic 0, i.e., the bankplane clock rate is 8.192Mbit/s.
X
X
X
X
Framer2
X
X
X
X
X
X
X
X
F-bit
X
F
Parity
P
bit
P
X
X
52
X
X
System Common Clock (MRSCCK) is provided by the system side. It is
used as a common timing clock for all eight framers. The frequency of
MRSCCK can be chosen by the CMS (b4, T1/J1-078H) to be the same
as the bit rate of the received data stream (8.192Mb/s), or double the bit
rate of the received data stream (16.384 Mb/s). If the frequency of
RSCCK is double the bit rate of the received data stream, there will be
two active edges in one bit duration. In this case, the
RSD_RSCFS_EDGE (b5, T1/J1-078H) determines the active edge to
update the signal on the MRSD, MRSSIG and MRSFS pins; however,
the pulse on MRSCFS is always sampled on its first active edge. If the
CMS (b4, T1/J1-078H) or the RSD_RSCFS_EDGE (b5, T1/J1-078H) of
any of the eight framers is configured as logic 1, all the others are taken
as logic 1. That is, the CMS (b4, T1/J1-078H) and the
RSD_RSCFS_EDGE (b5, T1/J1-078H) of the eight framers should be
configured to the same value in the Receive Multiplexed mode.
System Common Frame Pulse (MRSCFS) is used as a common framing
signal to align the data streams on the two multiplexed buses. MRSCFS
is asserted on the F-bit. The valid polarity of MRSCFS is configured by
the FPINV (b6, T1/J1-078H). The FPINV (b6, T1/J1-078H) of the eight
framers should be set to the same value.
8.192Mb/s.
RSFSP (b2, T1/J1-001H) and ALTIFP (b1, T1/J1-001H), MRSFS can
only indicate each F-bit of SF/ESF of the selected first framer. The valid
polarity of RSFSn is configured by the FPINV (b6, T1/J1-078H). The
FPINV (b6, T1/J1-078H) of the eight framers should be set to the same
value.
naling. The extracted signaling bits are channel aligned with the data
output on MRSD.
each channel is the first bit to be output.
Framer3
X
X
X
X
In the Receive Multiplexed mode, the Multiplexed Receive Side
In the Receive Multiplexed mode, the Multiplexed Receive Side
In the Receive Multiplexed mode, the bit rate on the MRSD pin is
In the Receive Multiplexed mode, regardless of the setting in the
In the Receive Multiplexed mode, MRSSIG outputs extracted sig-
Figure 33 & Figure 34 show the functional timing examples. Bit 1 of
X
X
X
X
F-bit
X
F
Parity
P
P
bit
X
X
X
X
Framer4
X
X
X
X
X
X
X
X
(The 'X' represents the filled bits and has no meaning.)
T1 / E1 / J1 OCTAL FRAMER
F-bit
X
F
X
1
X
2
3
X
Framer1_CH1
X
4
March 5, 2009
A
5
B
6
C
7
D
8