SFPA8192Q1BO2TO-I-QT-223-STD Swissbit NA Inc, SFPA8192Q1BO2TO-I-QT-223-STD Datasheet - Page 21

• Manufacturer Part Number: SFPA8192Q1BO2TO-I-QT-223-STD
• Description: FLASH SSD SMART UDMA 2.5" 8GB
• Manufacturer: Swissbit NA Inc
• Series: P-120r

Specifications of SFPA8192Q1BO2TO-I-QT-223-STD

• Memory Size: 8GB
• Memory Type: FLASH
• Lead Free Status / Rohs Status: Lead free / RoHS Compliant
• Other names: 1052-1025

6.3.2.4.2 Sustaining an Ultra DMA Data-In Burst
An Ultra DMA Data-In burst is sustained by following the steps lettered below. The timing diagram is shown
in Figure 4: Sustained Ultra DMA Data-In Burst Timing. The timing parameters are specified in Table 22: Ultra
DMA Data Burst Timing Requirements and are described in Table 23: Ultra DMA Data Burst Timing
Descriptions.
The following steps shall occur in the order they are listed unless otherwise specifically allowed:
Figure 4: Sustained Ultra DMA Data-In Burst Timing
Notes: D[15:00] and DSTROBE signals are shown at both the host and the device to emphasize
that cable settling time as well as cable propagation delay shall not allow the data signals to
be considered stable at the host until some time after they are driven by the device.
6.3.2.4.3 Host Pausing an Ultra DMA Data-In Burst
The host pauses a Data-In burst by following the steps lettered below. A timing diagram is shown in Figure
5: Ultra DMA Data-In Burst Host Pause Timing. The timing parameters are specified in Table 22: Ultra DMA
Data Burst Timing Requirements and are described in Table 23: Ultra DMA Data Burst Timing Descriptions.
The following steps shall occur in the order they are listed unless otherwise specifically allowed:
Swissbit AG
Industriestrasse 4
CH-9552 Bronschhofen
Switzerland
a) The device shall drive a data word onto D[15:00].
b) The device shall generate a DSTROBE edge to latch the new word no sooner than t
c)
d) The device shall repeat steps (a), (b), and (c) until the data transfer is complete or an Ultra DMA
a) The host shall not pause an Ultra DMA burst until at least one data word of an Ultra DMA burst has
b) The host shall pause an Ultra DMA burst by negating -HDMARDY.
c)
d) If the host negates -HDMARDY within t
the state of D[15:00]. The device shall generate a DSTROBE edge no more frequently than t
selected Ultra DMA mode. The device shall not generate two rising or two falling DSTROBE edges
more frequently than 2tcyc for the selected Ultra DMA mode.
The device shall not change the state of D[15:00] until at least tDVH after generating a DSTROBE edge
to latch the data.
burst is paused, whichever occurs first.
been transferred.
The device shall stop generating DSTROBE edges within t
host shall be prepared to receive zero or one additional data words. If the host negates -HDMARDY
greater than t
receive zero, one or two additional data words. The additional data words are a result of cable
round trip delay and t
Swissbit reserves the right to change products or specifications without notice.
SR
after the device has generated a DSTROBE edge, then the host shall be prepared to
RFS
timing for the device.
[e-mail]
www.swissbit.com
SR
after the device has generated a DSTROBE edge, then the
RFS
of the host negating -HDMARDY.
P-120_data_sheet_PA-QxBO_Rev100.doc
DVS
after changing
Page
Revision: 1.00
CYC
for the
21 of 76