SFPA8192Q1BO2TO-I-QT-223-STD Swissbit NA Inc, SFPA8192Q1BO2TO-I-QT-223-STD Datasheet - Page 29

no-image

SFPA8192Q1BO2TO-I-QT-223-STD

Manufacturer Part Number
SFPA8192Q1BO2TO-I-QT-223-STD
Description
FLASH SSD SMART UDMA 2.5" 8GB
Manufacturer
Swissbit NA Inc
Series
P-120r

Specifications of SFPA8192Q1BO2TO-I-QT-223-STD

Memory Size
8GB
Memory Type
FLASH
Lead Free Status / Rohs Status
Lead free / RoHS Compliant
Other names
1052-1025
Figure 12: Ultra DMA Data-Out Burst Host Termination Timing
Notes: The definitions for the STOP, DDMARDY, and HSTROBE signal lines are no longer in effect after
DMARQ and DMACK are negated.
6.3.2.5 Ultra DMA CRC Calculation
The following is a list of rules for calculating CRC, determining if a CRC error has occurred during an Ultra
DMA burst, and reporting any error that occurs at the end of a command.
Swissbit AG
Industriestrasse 4
CH-9552 Bronschhofen
Switzerland
h) The device shall latch the host’s CRC data from D[15:00] on the negating edge of -DMACK.
i)
j)
k) The host shall neither negate STOP nor negate HSTROBE until at least t
l)
1.
2. Both the host and the device shall calculate a CRC value for each Ultra DMA burst.
3. The CRC function in the host and the device shall be initialized with a seed of 4ABAh at the
4. For each STROBE transition used for data transfer, both the host and the device shall calculate a
5. At the end of any Ultra DMA burst the host shall send the results of its CRC calculation function to
The device shall compare the CRC data received from the host with the results of its own CRC
calculation. If a miscompare error occurs during one or more Ultra DMA bursts for any one
command, at the end of the command, the device shall report the first error that occurred (see
6.3.2.5 ).
The device shall release -DDMARDY within t
The host shall not assert -IOWR, -CS0, -CS1, DA2, DA1, or DA0 until at least tACK after negating
-DMACK.
Both the host and the device shall have a 16-bit CRC calculation function.
beginning of an Ultra DMA burst before any data is transferred.
new CRC value by applying the CRC polynomial to the current value of their individual CRC functions
and the word being transferred. CRC is not calculated for the return of STROBE to the asserted state
after the Ultra DMA burst termination request has been acknowledged.
the device on D[15:00] with the negation of -DMACK.
Swissbit reserves the right to change products or specifications without notice.
industrial@swissbit.com
www.swissbit.com
IORDYZ
after the host has negated -DMACK.
P-120_data_sheet_PA-QxBO_Rev100.doc
ACK
after negating -DMACK.
Page
Revision: 1.00
29 of 76

Related parts for SFPA8192Q1BO2TO-I-QT-223-STD