SFPA8192Q1BO2TO-I-QT-223-STD Swissbit NA Inc, SFPA8192Q1BO2TO-I-QT-223-STD Datasheet - Page 32

• Manufacturer Part Number: SFPA8192Q1BO2TO-I-QT-223-STD
• Description: FLASH SSD SMART UDMA 2.5" 8GB
• Manufacturer: Swissbit NA Inc
• Series: P-120r

Specifications of SFPA8192Q1BO2TO-I-QT-223-STD

• Memory Size: 8GB
• Memory Type: FLASH
• Lead Free Status / Rohs Status: Lead free / RoHS Compliant
• Other names: 1052-1025

7 Software interface
The following section describes the hardware registers used by the host software to issue commands to the
Drive.
7.1 ATA Drive Register Set Definition and Protocol
The drive can be used as a high performance I/O device through:
7.2 True IDE Mode Addressing
The Drive registers for reading and writing are specified in Table 27.
Table 27: True IDE Mode I/O Decoding
7.3 Data Register
The Data register is located at address 1F0h [170h], offset 0h, 8h, and 9h.
The Data Register is a 16 bit register used to transfer data blocks between the Drive data buffer and the
Host. This register overlaps the Error Register. Table 28 describes the combinations of Data register access
and explain the overlapped Data and Error/Feature Registers. Because of the overlapped registers, access to
the 1F1h, 171h or offset 1 are not defined for Word (-CS1 and –CS0 set to ‘0’) operations, and are treated as
accesses to the Word Data Register. The duplicated registers at offsets 8, 9 and Dh have no restrictions on
the operations that can be performed.
Table 28: Data Register Access (True IDE mode)
7.4 Error Register
The Error register is a read-only register, located at address 1F1h [171h], offset 1h, 0Dh.
This read only register contains additional information about the source of an error when an error is
indicated in bit 0 of the Status register. The bits are defined in Table 29 This register is accessed on data bits
D15 to D8 during a write operation to offset 0 with –CS1 Low and –CS0 High.
7.4.1 Bit 7 (BBK)
This bit is set when a Bad Block is detected.
7.4.2 Bit 6 (UNC)
This bit is set when an Uncorrectable Error is encountered.
Swissbit AG
Industriestrasse 4
CH-9552 Bronschhofen
Switzerland
-
PIO Byte Data Register (Selected Using Set
CS1
0
1
1
1
1
1
1
1
1
1
Standard PC-AT disk I/O address spaces
-
DMA Word Data Register
PIO Word Data Register
CS0
0
0
0
0
0
0
0
0
o
o
1
1
Features Command)
Data Register
1F0h-1F7h, 3F6h-3F7h (primary);
170h-177h, 376h-377h (secondary)
A2
0
X
0
0
0
1
1
1
1
1
Swissbit reserves the right to change products or specifications without notice.
A1
0
X
0
0
0
1
1
1
1
1
A0
0
X
0
0
0
0
1
1
1
1
-DMACK
0
1
1
1
1
1
1
1
1
1
[e-mail]
www.swissbit.com
-CS1
1
1
1
Select Card/Head
Error Register
Cylinder High
DMA RD Data
Sector Count
Cylinder Low
-CS0
PIO RD Data
Sector No.
Alt Status
0
0
1
-
IORD=0
Status
A0
0
0
X
-DMACK
0
1
1
P-120_data_sheet_PA-QxBO_Rev100.doc
Select Card/Head
Offset
Control Register
0h
0h
DMA WR Data
Cylinder High
Cylinder Low
Sector Count
X
PIO WR Data
Sector No.
Command
-
Features
IOWR=0
D15 to D0
D15 to D0
Page
Data Bus
D7 to D0
Revision: 1.00
32 of 76