BC41B143A-ANN-E4 ETC, BC41B143A-ANN-E4 Datasheet - Page 40

no-image

BC41B143A-ANN-E4

Manufacturer Part Number
BC41B143A-ANN-E4
Description
Bluecore 4-rom CSP EDR Single Chip Bluetooth v2.0 + EDR System
Manufacturer
ETC
Datasheet
8.5
The reference clock for the system is generated from a TCXO or crystal input between 8MHz and 40MHz. All
internal reference clocks are generated using a phase locked loop, which is locked to the external reference
frequency.
8.6
8.6.1
The Memory Management Unit (MMU) provides a number of dynamically allocated ring buffers that hold the data
which is in transit between the host and the air. The dynamic allocation of memory ensures efficient use of the
available Random Access Memory (RAM) and is performed by a hardware MMU to minimise the overheads on
the processor during data/voice transfers.
8.6.2
During radio transmission the Burst Mode Controller (BMC) constructs a packet from header information
previously loaded into memory-mapped registers by the software and payload data/voice taken from the
appropriate ring buffer in the RAM. During radio reception, the BMC stores the packet header in memory-mapped
registers and the payload data in the appropriate ring buffer in RAM. This architecture minimises the intervention
required by the processor during transmission and reception.
8.6.3
Dedicated logic is used to perform the following:
The following voice data translations and operations are performed by firmware:
The hardware supports all optional and mandatory features of Bluetooth v2.0 + EDR including AFH and eSCO.
8.6.4
48Kbytes of on-chip RAM is provided to support the RISC MCU and is shared between the ring buffers used to
hold voice/data for each active connection and the general-purpose memory required by the Bluetooth stack.
8.6.5
4Mbits of metal programmable ROM is provided for system firmware implementation.
BC41B143A-ds-002Pd
!
!
!
!
!
!
!
!
!
!
!
Clock Input and Generation
Baseband and Logic
Memory Management Unit
Burst Mode Controller
Physical Layer Hardware Engine DSP
RAM
ROM
Forward error correction
Header error control
Cyclic redundancy check
Encryption
Data whitening
Access code correlation
Audio transcoding
A-law/μ-law/linear voice data (from host)
A-law/μ-law/Continuously Variable Slope Delta (CVSD) (over the air)
Voice interpolation for lost packets
Rate mismatches
This material is subject to CSR’s non-disclosure agreement
© Cambridge Silicon Radio Limited 2005
Production Information
Description of Functional Blocks
Page 40 of 89

Related parts for BC41B143A-ANN-E4