ez80f92 ZiLOG Semiconductor, ez80f92 Datasheet - Page 162

• Manufacturer Part Number: ez80f92
• Description: Ez80acclaim Flash Microcontrollers
• Manufacturer: ZiLOG Semiconductor

PS015313-0508
Table 85. I
I
This register contains the data byte/slave address to be transmitted or the data byte just
received. In transmit mode, the msb of the byte is transmitted first. In receive mode, the
first bit received is placed in the msb of the register. After each byte is transmitted, the
I2C_DR register contains the byte that is present on the bus in case a lost arbitration event
occurs. See
Table 86. I
I
The I2C_CTL register is a control register that is used to control the interrupts and the
master slave relationships on the I
When the Interrupt Enable bit (IEN) is set to 1, the interrupt line goes High when the IFLG
is set to 1. When IEN is cleared to 0, the interrupt line always remains Low.
When the Bus Enable bit (ENAB) is set to 0, the I
ignored and the I
Bit
Reset
CPU Access
Note: R/W = Read/Write.
Bit
Position
[7:0]
SLAX
Bit
Reset
CPU Access
Note: R/W = Read/Write.
Bit
Position
[7:0]
DATA
2
2
C Data Register
C Control Register
2
2
C Extended Slave Address Registers(I2C_XSAR = 00C9h)
C Data Registers(I2C_DR = 00CAh)
Table
2
C module does not respond to any address on the bus. When ENAB is
86.
Value Description
00h–
FFh
Value Description
00h–
FFh
R/W
R/W
Least-significant 8 bits of the 10-bit extended slave address.
I
7
0
7
0
2
C data byte.
2
R/W
R/W
C bus.
6
0
6
0
R/W
R/W
5
0
5
0
2
R/W
R/W
C bus inputs SCLx and SDAx are
4
0
4
0
R/W
R/W
3
0
3
0
Product Specification
R/W
R/W
2
0
2
0
I2C Serial I/O Interface
R/W
R/W
1
0
1
0
R/W
R/W
0
0
0
0
155