ez80f92 ZiLOG Semiconductor, ez80f92 Datasheet - Page 47

no-image

ez80f92

Manufacturer Part Number
ez80f92
Description
Ez80acclaim Flash Microcontrollers
Manufacturer
ZiLOG Semiconductor
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ez80f92AZ020EC
Manufacturer:
Zilog
Quantity:
10 000
Part Number:
ez80f92AZ020EC00TR
Manufacturer:
Zilog
Quantity:
10 000
Part Number:
ez80f92AZ020EG
Manufacturer:
Zilog
Quantity:
10 000
Part Number:
ez80f92AZ020SC
Manufacturer:
Zilog
Quantity:
10 000
Part Number:
ez80f92AZ020SC00TR
Manufacturer:
Zilog
Quantity:
10 000
Part Number:
ez80f92AZ020SG
Manufacturer:
Zilog
Quantity:
20
Part Number:
ez80f92AZ020SG
Manufacturer:
MAX
Quantity:
47
Part Number:
ez80f92AZ020SG
Manufacturer:
ZILOG
Quantity:
3
Table 6. GPIO Mode Selection (Continued)
PS015313-0508
GPIO
Mode
2
3
4
5
6
7
8
9
Px_ALT2
Bits7:0
0
0
0
0
0
0
1
1
1
1
1
1
1
1
GPIO Mode 1—
ten to the Port x Data register (Px_DR) is presented on the pin.
GPIO Mode 2—
tristated (high impedance). The value stored in the Port x Data register produces no effect.
As in all modes, a Read from the Port x Data register returns the pin’s value. GPIO Mode
2 is the default operating mode following a RESET.
GPIO Mode 3—
ture an internal pull-up to the supply voltage. To employ the GPIO pin in OPEN-DRAIN
mode, an external pull-up resistor must connect the pin to the supply voltage. Writing a 0
to the Port x Data register outputs a Low at the pin. Writing a 1 to the Port x Data register
results in high-impedance output.
GPIO Mode 4—
ture an internal pull-down to the supply ground. To employ the GPIO pin in OPEN-
SOURCE mode, an external pull-down resistor must connect the pin to the supply ground.
Writing a 1 to the Port x Data register outputs a High at the pin. Writing a 0 to the Port x
Data register results in a high-impedance output.
Px_ALT1
Bits7:0
0
0
1
1
1
1
0
0
0
0
1
1
1
1
Px_DDR
The port pin is configured as a standard digital output pin. The value writ-
The port pin is configured as a standard digital input pin. The output is
The port pin is configured as open-drain I/O. The GPIO pins do not fea-
The port pin is configured as open-source I/O. The GPIO pins do not fea-
Bits7:0
1
1
0
0
1
1
0
0
1
1
0
0
1
1
Px_DR
Bits7:0 Port Mode
0
1
0
1
0
1
0
1
0
1
0
1
0
1
Input from pin
Input from pin
Open-drain output
Open-drain I/O
Open-source I/O
Open-source output
Reserved
Interrupt—dual edge triggered
Port B, C, or D—alternate function controls port I/O
Port B, C, or D—alternate function controls port I/O
Interrupt—active Low
Interrupt—active High
Interrupt—falling edge triggered
Interrupt—rising edge triggered
General-Purpose Input/Output
Product Specification
eZ80F92/eZ80F93
Output
High impedance
High impedance
0
High impedance
High impedance
1
High impedance
High impedance
High impedance
High impedance
High impedance
High impedance
40

Related parts for ez80f92