ISL6567CRZ Intersil, ISL6567CRZ Datasheet - Page 16

IC CTLR PWM 2PHASE BUCK 24-QFN

ISL6567CRZ

Manufacturer Part Number
ISL6567CRZ
Description
IC CTLR PWM 2PHASE BUCK 24-QFN
Manufacturer
Intersil
Datasheet

Specifications of ISL6567CRZ

Pwm Type
Voltage Mode
Number Of Outputs
1
Frequency - Max
1.5MHz
Duty Cycle
66%
Voltage - Supply
4.9 V ~ 5.5 V
Buck
Yes
Boost
No
Flyback
No
Inverting
No
Doubler
No
Divider
No
Cuk
No
Isolated
No
Operating Temperature
0°C ~ 70°C
Package / Case
24-VQFN
Frequency-max
1.5MHz
Rohs Compliant
YES
Lead Free Status / RoHS Status
Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ISL6567CRZ
Manufacturer:
Intersil
Quantity:
620
Part Number:
ISL6567CRZ
Manufacturer:
INTERSIL
Quantity:
8 831
Part Number:
ISL6567CRZ
Manufacturer:
INTERSIL
Quantity:
20 000
Part Number:
ISL6567CRZ-T
Manufacturer:
INTERSIL
Quantity:
20 000
OVERVOLTAGE PROTECTION
Although the normal feedback loop operation naturally
counters overvoltage (OV) events the ISL6567 benefits from
a secondary, fixed threshold overvoltage protection. Should
the output voltage exceed 120% of the reference, the lower
MOSFETs are turned on. Once turned on, the lower
MOSFETs are only turned off when the sensed output
voltage drops below the 110% falling threshold of the OC
comparator. The OVP behavior repeats for as long as the
ISL6567 is biased, should the sensed output voltage rise
back above the designated threshold. The occurrence of an
OVP event does not latch the controller; should the
phenomenon be transitory, the controller resumes normal
operation following such an event.
When operating in external-reference mode, the OVP
monitoring is enabled when the MON pin exceeds its rising
threshold. For as long as the ISL6567 is biased, OVP has
the highest priority, bypassing all other control mechanisms
and acting directly onto the lower MOSFETs, as described.
Disabling the IC via the EN pin does not turn off OVP
protection.
START-UP INTO A PRE-CHARGED OUTPUT
The ISL6567 also has the ability to start up into a
pre-charged output, without causing any unnecessary
disturbance. The FB pin is monitored during soft-start, and
should it be higher than the equivalent internal ramping
reference voltage, the output drives hold both MOSFETs off.
Once the internal ramping reference exceeds the FB pin
potential, the output drives are enabled, allowing the output
to ramp from the pre-charged level to the final level dictated
by the circuit setting.
As shown in Figure 15, while operating in internal reference
mode, should the output be pre-charged to a level exceeding
the circuit’s output voltage setting, the output drives are
enabled at the conclusion of the internal reference ramp,
GND>
GND>
FIGURE 15. SOFT-START WAVEFORMS INTO A PRE-
V
OUT
(1.0V/DIV)
CHARGED OUTPUT CAPACITOR BANK
OUTPUT INITIALLY
EN (5V/DIV)
DISCHARGED
16
OUTPUT PRE-CHARGED:
ABOVE INTERNAL REFERENCE
ABOVE EXTERNAL REFERENCE
BELOW REFERENCE
SS (1V/DIV)
ISL6567
leading to an abrupt correction in the output voltage down to
the set level.
When operating in external reference mode, should the
output voltage be pre-charged above the regulation level
driven by the external reference, the output drives are fully
enabled when the SS pin levels out at the top of its range.
CONTROL OF ISL6567 OPERATION
The internal power-on reset circuit (POR) prevents the
ISL6567 from starting before the bias voltage at VCC and
PVCC reach the rising POR thresholds, as defined in the
“Electrical Specifications” table starting on page 5. The POR
levels are sufficiently high to guarantee that all parts of the
ISL6567 can perform their functions properly once bias is
applied to the part. While bias is below the rising POR
thresholds, the controlled MOSFETs are kept in an off state.
A secondary disablement feature is available via the
threshold-sensitive enable input, the EN. This optional
feature prevents the ISL6567 from operating until a certain
chosen voltage rail is available and above some selectable
threshold. One example would be the input voltage: it may
be desirable the ISL6567-based converter does not start up
until the input voltage is sufficiently high. The schematic in
Figure 16 demonstrates coordination of the ISL6567 start-up
with such a rail. The internal current source, I
means to a user-adjustable hysteresis. The resistor value
selection process follows the same equations as those
presented in “External Reference Operation” on page 14.
Additionally, an open-drain or open-collector device (Q1) can
be used to wire-AND a second (or multiple) control signal. To
defeat the threshold-sensitive enable, connect EN to VCC
directly or via a pull-up resistor.
In summary, for the ISL6567 to operate, VCC and PVCC
must be greater than their respective POR thresholds and
the voltage at EN must be greater than the comparator’s
reference (see typical threshold in the ”Electrical
FIGURE 16. START-UP COORDINATION USING THE EN PIN
COMP
EN
CIRCUIT
+
POR
-
(20µA)
(0.61V)
I
V
H
REF
ISL6567
VCC
VCC
EN
+5V
EXTERNAL CIRCUIT
R
P
V
IN
R
S
H
, provides the
Q1
May 28, 2009
ON
FN9243.3
OFF

Related parts for ISL6567CRZ