M3062GF8NGP#U5 Renesas Electronics America, M3062GF8NGP#U5 Datasheet - Page 77

MCU 3V 64K PB FREE 100-LQFP

M3062GF8NGP#U5

Manufacturer Part Number
M3062GF8NGP#U5
Description
MCU 3V 64K PB FREE 100-LQFP
Manufacturer
Renesas Electronics America
Series
M16C™ M16C/60r
Datasheet

Specifications of M3062GF8NGP#U5

Core Processor
M16C/60
Core Size
16-Bit
Speed
10MHz
Connectivity
SIO, UART/USART
Peripherals
DMA, WDT
Number Of I /o
85
Program Memory Size
64KB (64K x 8)
Program Memory Type
FLASH
Ram Size
8K x 8
Voltage - Supply (vcc/vdd)
2.7 V ~ 3.6 V
Data Converters
A/D 10x10b, D/A 2x8b
Oscillator Type
Internal
Operating Temperature
-20°C ~ 85°C
Package / Case
100-LQFP
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Eeprom Size
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
M3062GF8NGP#U5M3062GF8NGP
Manufacturer:
MITSUBISHI
Quantity:
20 000
Company:
Part Number:
M3062GF8NGP#U5M3062GF8NGP#D5
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Company:
Part Number:
M3062GF8NGP#U5
Manufacturer:
Renesas Electronics America
Quantity:
10 000
DMAC
74
Rev.1.1
Figure 1.13.6. An example of DMA transfer effected by external factors
(3) The priorities of channels and DMA transfer timing
If a DMA transfer request signal falls on a single sampling cycle (a sampling cycle means one period from
the leading edge to the trailing edge of BCLK), the DMA request bits of applicable channels concurrently
turn to “1”. If the channels are active at that moment, DMA0 is given a high priority to start data transfer.
When DMA0 finishes data transfer, it gives the bus right to the CPU. When the CPU finishes single bus
access, then DMA1 starts data transfer and gives the bus right to the CPU.
An example in which DMA transfer is carried out in minimum cycles at the time when DMA transfer
request signals due to external factors concurrently occur.
Figure 1.13.6 An example of DMA transfer effected by external factors.
INT0
DMA0
request bit
INT1
BCLK
DMA0
DMA1
CPU
DMA1
request bit
An example in which DMA transmission is carried out in minimum
cycles at the time when DMA transmission request signals due to
external factors concurrently occur.
SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
M3062GF8NFP/GP
Mitsubishi microcomputers
Obtainment
of the bus
right

Related parts for M3062GF8NGP#U5