HD64F3067RF20 Renesas Electronics America, HD64F3067RF20 Datasheet - Page 212

IC H8 MCU FLASH 128K 100-QFP

HD64F3067RF20

Manufacturer Part Number
HD64F3067RF20
Description
IC H8 MCU FLASH 128K 100-QFP
Manufacturer
Renesas Electronics America
Series
H8® H8/300Hr
Datasheet

Specifications of HD64F3067RF20

Core Processor
H8/300H
Core Size
16-Bit
Speed
20MHz
Connectivity
SCI, SmartCard
Peripherals
DMA, PWM, WDT
Number Of I /o
70
Program Memory Size
128KB (128K x 8)
Program Memory Type
FLASH
Ram Size
4K x 8
Voltage - Supply (vcc/vdd)
4.5 V ~ 5.5 V
Data Converters
A/D 8x10b; D/A 2x8b
Oscillator Type
Internal
Operating Temperature
-20°C ~ 75°C
Package / Case
100-QFP
Package
100PQFP
Family Name
H8
Maximum Speed
20 MHz
Operating Supply Voltage
5 V
Data Bus Width
16|32 Bit
Number Of Programmable I/os
70
Interface Type
SCI
On-chip Adc
8-chx10-bit
On-chip Dac
2-chx8-bit
Number Of Timers
7
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Eeprom Size
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
HD64F3067RF20
Manufacturer:
HIT
Quantity:
610
Part Number:
HD64F3067RF20
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Part Number:
HD64F3067RF20
Manufacturer:
HITACHI/日立
Quantity:
20 000
Part Number:
HD64F3067RF20V
Manufacturer:
RENESAS
Quantity:
1 000
Section 6 Bus Controller
Example of Program Setup Procedure: Figure 6.34 shows an example of the program setup
procedure.
6.5.13
Note the following points when using the DRAM refresh function.
Rev. 4.00 Jan 26, 2006 page 188 of 938
REJ09B0276-0400
Refresh cycles will not be executed when the external bus released state, software standby
mode, or a bus cycle is extended by means of wait state insertion. Refreshing must therefore be
performed by other means in these cases.
If a refresh request is generated internally while the external bus is released, the first request is
retained and a single refresh cycle will be executed after the bus-released state is cleared.
Figure 6.35 shows the bus cycle in this case.
When a bus cycle is extended by means of wait state insertion, the first request is retained in
the same way as when the external bus has been released.
Usage Notes
Figure 6.34 Example of Setup Procedure when Using DRAM Interface
Set bits CKS2 to CKS0 in RTMCSR
Wait for DRAM stabilization time
DRAM can be accessed
Set ABWCR
Set RTCOR
Set DRCRB
Set DRCRA

Related parts for HD64F3067RF20