UPD78F0551MA-FAA-AX Renesas Electronics America, UPD78F0551MA-FAA-AX Datasheet - Page 676

• Manufacturer Part Number: UPD78F0551MA-FAA-AX
• Description: MCU 8BIT 16-SSOP
• Manufacturer: Renesas Electronics America
• Series: 78K0/Kx2-Lr

Specifications of UPD78F0551MA-FAA-AX

• Core Processor: 78K/0
• Core Size: 8-Bit
• Speed: 10MHz
• Connectivity: I²C, LIN, UART/USART
• Peripherals: LVD, POR, PWM, WDT
• Number Of I /o: 9
• Program Memory Size: 8KB (8K x 8)
• Program Memory Type: FLASH
• Ram Size: 512 x 8
• Voltage - Supply (vcc/vdd): 1.8 V ~ 5.5 V
• Data Converters: A/D 4x10b
• Oscillator Type: Internal
• Operating Temperature: -40°C ~ 85°C
• Package / Case: *
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Eeprom Size: -

<R>
78K0/Kx2-L
Notes 1.
Remark
R01UH0028EJ0400 Rev.4.00
Sep 27, 2010
Clock output controller
Watchdog timer
A/D converter
Operational amplifier 0
(AMP0, PGA)
Operational amplifier 1
(AMP1)
Serial interface UART6
Serial interfaces CSI10,
CSI11
Serial interface IICA
Key interrupt
2.
3.
The special function registers (SFRs) mounted depend on the product. Refer to 3.2.3 Special function
registers (SFRs).
During reset signal generation or oscillation stabilization time wait, only the PC contents among the hardware
statuses become undefined. All other hardware statuses remain unchanged after reset.
The reset value of WDTE is determined by the option byte setting.
For the 78K0/KA2-L (32-pin products), cleared to 00H.
Table 20-2. Hardware Statuses After Reset Acknowledgment (3/4)
Clock output selection register (CKS)
Enable register (WDTE)
10-bit A/D conversion result register (ADCR)
8-bit A/D conversion result register L (ADCRL)
8-bit A/D conversion result register H (ADCRH)
Mode register 0 (ADM0)
Analog input channel specification register (ADS)
A/D port configuration register 0 (ADPC0)
A/D port configuration register 1 (ADPC1)
Operational amplifier 0 control register (AMP0M)
Operational amplifier 1 control register (AMP1M)
Receive buffer register 6 (RXB6)
Transmit buffer register 6 (TXB6)
Asynchronous serial interface operation mode register 6 (ASIM6)
Asynchronous serial interface reception error status register 6 (ASIS6)
Asynchronous serial interface transmission status register 6 (ASIF6)
Clock selection register 6 (CKSR6)
Baud rate generator control register 6 (BRGC6)
Asynchronous serial interface control register 6 (ASICL6)
Input switch control register (ISC)
Transmit buffer registers 10, 11 (SOTB10, SOTB11)
Serial I/O shift registers 10, 11 (SIO10, SIO11)
Serial operation mode registers 10, 11 (CSIM10, CSIM11)
Serial clock selection registers 10, 11 (CSIC10, CSIC11)
Shift register (IICA)
Status register 0 (IICS0)
Flag register 0 (IICF0)
Control register 0 (IICCTL0)
Control register 1 (IICCTL1)
Low-level width setting register (IICWL)
High-level width setting register (IICWH)
Slave address register 0 (SVA0)
Key return mode register (KRM)
Hardware
CHAPTER 20 RESET FUNCTION
00H
1AH/9AH
0000H
00H
00H
00H
00H
00H
07H
00H
00H
FFH
FFH
01H
00H
00H
00H
FFH
16H
00H
00H
00H
00H
00H
00H
00H
00H
00H
00H
FFH
FFH
00H
00H
Acknowledgment
Status After Reset
Note 3
Note 2
Note 1
662