HD64F3048BF25 Renesas Electronics America, HD64F3048BF25 Datasheet - Page 385

IC H8 MCU FLASH 128K 100QFP

HD64F3048BF25

Manufacturer Part Number
HD64F3048BF25
Description
IC H8 MCU FLASH 128K 100QFP
Manufacturer
Renesas Electronics America
Series
H8® H8/300Hr
Datasheet

Specifications of HD64F3048BF25

Core Processor
H8/300H
Core Size
16-Bit
Speed
8MHz
Connectivity
SCI, SmartCard
Peripherals
DMA, PWM, WDT
Number Of I /o
70
Program Memory Size
128KB (128K x 8)
Program Memory Type
FLASH
Ram Size
4K x 8
Voltage - Supply (vcc/vdd)
4.5 V ~ 5.5 V
Data Converters
A/D 8x10b; D/A 2x8b
Oscillator Type
Internal
Operating Temperature
-20°C ~ 75°C
Package / Case
100-QFP
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Eeprom Size
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
HD64F3048BF25
Manufacturer:
RENESAS/瑞萨
Quantity:
20 000
Part Number:
HD64F3048BF25V
Manufacturer:
RENESAS/PBF
Quantity:
2 631
Part Number:
HD64F3048BF25V
Manufacturer:
RENESAS/瑞萨
Quantity:
20 000
10.4
10.4.1
A summary of operations in the various modes is given below.
Normal Operation
Each channel has a timer counter and general registers. The timer counter counts up, and can
operate as a free-running counter, periodic counter, or external event counter. General registers A
and B can be used for input capture or output compare.
Synchronous Operation
The timer counters in designated channels are preset synchronously. Data written to the timer
counter in any one of these channels is simultaneously written to the timer counters in the other
channels as well. The timer counters can also be cleared synchronously if so designated by the
CCLR1 and CCLR0 bits in the TCRs.
PWM Mode
A PWM waveform is output from the TIOCA pin. The output goes to 1 at compare match A and
to 0 at compare match B. The duty cycle can be varied from 0% to 100% depending on the
settings of GRA and GRB. When a channel is set to PWM mode, its GRA and GRB automatically
become output compare registers.
Reset-Synchronized PWM Mode
Channels 3 and 4 are paired for three-phase PWM output with complementary waveforms. (The
three phases are related by having a common transition point.) When reset-synchronized PWM
mode is selected GRA3, GRB3, GRA4, and GRB4 automatically function as output compare
registers, TIOCA
pins, and TCNT3 operates as an up-counter. TCNT4 operates independently, and is not compared
with GRA4 or GRB4.
Operation
Overview
3
, TIOCB
3
, TIOCA
4
, TOCXA
4
, TIOCB
Section 10 16-Bit Integrated Timer Unit (ITU)
4
, and TOCXB
Rev. 3.00 Sep 27, 2006 page 357 of 872
4
function as PWM output
REJ09B0325-0300

Related parts for HD64F3048BF25