HD64F3048BF25 Renesas Electronics America, HD64F3048BF25 Datasheet - Page 410

• Manufacturer Part Number: HD64F3048BF25
• Description: IC H8 MCU FLASH 128K 100QFP
• Manufacturer: Renesas Electronics America
• Series: H8® H8/300Hr

Specifications of HD64F3048BF25

• Core Processor: H8/300H
• Core Size: 16-Bit
• Speed: 8MHz
• Connectivity: SCI, SmartCard
• Peripherals: DMA, PWM, WDT
• Number Of I /o: 70
• Program Memory Size: 128KB (128K x 8)
• Program Memory Type: FLASH
• Ram Size: 4K x 8
• Voltage - Supply (vcc/vdd): 4.5 V ~ 5.5 V
• Data Converters: A/D 8x10b; D/A 2x8b
• Oscillator Type: Internal
• Operating Temperature: -20°C ~ 75°C
• Package / Case: 100-QFP
• Lead Free Status / RoHS Status: Contains lead / RoHS non-compliant
• Eeprom Size: -

Section 10 16-Bit Integrated Timer Unit (ITU)
In channel 3, IMFA is set to 1 only during up-counting. In channel 4, OVF is set to 1 only when
an underflow occurs. When buffering is selected, buffer register contents are transferred to the
general register at compare match A3 during up-counting, and when TCNT4 underflows.
General Register Settings in Complementary PWM Mode
When setting up general registers for complementary PWM mode or changing their settings
during operation, note the following points.
Rev. 3.00 Sep 27, 2006 page 382 of 872
REJ09B0325-0300
Initial settings
Do not set values from H'0000 to T – 1 (where T is the initial value of TCNT3). After the
counters start and the first compare match A3 event has occurred, however, settings in this
range also become possible.
Changing settings
Use the buffer registers. Correct waveform output may not be obtained if a general register is
written to directly.
Cautions on changes of general register settings
Figure 10.39 shows six correct examples and one incorrect example.
Buffer transfer
signal (BR to GR)
TCNT4
OVF
GR
Figure 10.38 Undershoot Timing
H'0001
H'0000
Buffer transfer
Set to 1
Underflow
H'FFFF
Overflow
H'0000
Flag not set
No buffer transfer