MCF5272CVF66 Freescale Semiconductor, MCF5272CVF66 Datasheet - Page 112
MCF5272CVF66
Manufacturer Part Number
MCF5272CVF66
Description
IC MPU 32BIT 66MHZ 196-MAPBGA
Manufacturer
Freescale Semiconductor
Series
MCF527xr
Specifications of MCF5272CVF66
Core Processor
Coldfire V2
Core Size
32-Bit
Speed
66MHz
Connectivity
EBI/EMI, Ethernet, I²C, SPI, UART/USART, USB
Peripherals
DMA, WDT
Number Of I /o
32
Program Memory Size
16KB (4K x 32)
Program Memory Type
ROM
Ram Size
1K x 32
Voltage - Supply (vcc/vdd)
3 V ~ 3.6 V
Oscillator Type
External
Operating Temperature
-40°C ~ 85°C
Package / Case
196-MAPBGA
Family Name
MCF5xxx
Device Core
ColdFire
Device Core Size
32b
Frequency (max)
66MHz
Instruction Set Architecture
RISC
Supply Voltage 1 (typ)
3.3V
Operating Temp Range
-40C to 85C
Operating Temperature Classification
Industrial
Mounting
Surface Mount
Pin Count
196
Package Type
MA-BGA
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Eeprom Size
-
Data Converters
-
Lead Free Status / Rohs Status
Not Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
MCF5272CVF66
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MCF5272CVF66
Manufacturer:
FREESCALE
Quantity:
20 000
Company:
Part Number:
MCF5272CVF66 K75N
Manufacturer:
ST
Quantity:
18
Company:
Part Number:
MCF5272CVF66J
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
- Current page: 112 of 544
- Download datasheet (7Mb)
Local Memory
In determining whether a memory location is cacheable or cache-inhibited, the CPU checks
memory-control registers using the following priority:
Cache-inhibited write accesses bypass the cache and a corresponding external write is performed.
Cache-inhibited reads bypass the cache and are performed on the external bus, except when all of the
following conditions are true:
In this case, a fetched line is stored in the fill buffer and remains valid there; the cache can service
additional read accesses from this buffer until another fill occurs or a cache-invalidate-all operation occurs.
If ACRn[CM] indicates cache-inhibited, the controller bypasses the cache and performs an external
transfer. To ensure the consistency of cached data, execute a CPUSHL instruction or set CACR[CINVA]
to invalidate the entire cache before switching cache modes.
CPU space-register accesses, such as MOVEC, are treated as cache-inhibited.
4.5.2.4
A hardware reset clears the CACR disabling the instruction cache.
4.5.2.5
As discussed in
includes a 16-byte line-fill buffer for providing temporary storage for the last fetched instruction.
With the cache enabled as defined by CACR[CENB], a cacheable instruction fetch that misses in both the
tag memory and the line-fill buffer generates an external fetch. The size of the external fetch is determined
by the value contained in CACR[CLNF] and the miss address.
the CLNF bits, the miss address, and the size of the external fetch.
Depending on the run-time characteristics of the application and the memory response speed, overall
performance may be increased by programming CLNF to values {00, 01}.
4-10
1. RAMBAR
2. ROMBAR
3. ACR0
4. ACR1
5. If an access does not hit in RAMBAR, ROMBAR, or the ACRs, the default is provided for all
•
•
•
accesses in CACR.
The cache-inhibited fill-buffer bit, CACR[CEIB], is set.
The access is an instruction read.
The access is normal (that is, TT = 0).
Reset
Cache Miss Fetch Algorithm/Line Fills
Tag array contents are not affected by reset. Accordingly, system startup
code must explicitly invalidate the cache by setting CACR[CINVA] before
the cache can be enabled.
Section 4.5.1, “Instruction Cache Physical
MCF5272 ColdFire
®
Integrated Microprocessor User’s Manual, Rev. 3
NOTE
Organization,” the instruction cache hardware
Table 4-8
shows the relationships between
Freescale Semiconductor
Related parts for MCF5272CVF66
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
Mcf5272 Coldfire Integrated Microprocessor User
Manufacturer:
Freescale Semiconductor, Inc
Datasheet:
Part Number:
Description:
MCF5272 Interrupt Service Routine for the Physical Layer Interface Controller
Manufacturer:
Freescale Semiconductor / Motorola
Datasheet:
Part Number:
Description:
Manufacturer:
Freescale Semiconductor, Inc
Datasheet:
Part Number:
Description:
Manufacturer:
Freescale Semiconductor, Inc
Datasheet:
Part Number:
Description:
Manufacturer:
Freescale Semiconductor, Inc
Datasheet:
Part Number:
Description:
Manufacturer:
Freescale Semiconductor, Inc
Datasheet:
Part Number:
Description:
Manufacturer:
Freescale Semiconductor, Inc
Datasheet:
Part Number:
Description:
Manufacturer:
Freescale Semiconductor, Inc
Datasheet:
Part Number:
Description:
Manufacturer:
Freescale Semiconductor, Inc
Datasheet:
Part Number:
Description:
Manufacturer:
Freescale Semiconductor, Inc
Datasheet:
Part Number:
Description:
Manufacturer:
Freescale Semiconductor, Inc
Datasheet:
Part Number:
Description:
Manufacturer:
Freescale Semiconductor, Inc
Datasheet:
Part Number:
Description:
Manufacturer:
Freescale Semiconductor, Inc
Datasheet:
Part Number:
Description:
Manufacturer:
Freescale Semiconductor, Inc
Datasheet:
Part Number:
Description:
Manufacturer:
Freescale Semiconductor, Inc
Datasheet: