AT91SAM7SE256B-CUR Atmel, AT91SAM7SE256B-CUR Datasheet - Page 565

• Manufacturer Part Number: AT91SAM7SE256B-CUR
• Description: IC ARM7 MCU FLASH 256K 128-LQFP
• Manufacturer: Atmel
• Series: AT91SAMr

Specifications of AT91SAM7SE256B-CUR

• Core Processor: ARM7
• Core Size: 16/32-Bit
• Speed: 55MHz
• Connectivity: EBI/EMI, I²C, SPI, SSC, UART/USART, USB
• Peripherals: Brown-out Detect/Reset, POR, PWM, WDT
• Number Of I /o: 88
• Program Memory Size: 256KB (256K x 8)
• Program Memory Type: FLASH
• Ram Size: 32K x 8
• Voltage - Supply (vcc/vdd): 1.65 V ~ 1.95 V
• Data Converters: A/D 8x10b
• Oscillator Type: Internal
• Operating Temperature: -40°C ~ 85°C
• Package / Case: *
• Processor Series: SAM7SE256
• Core: ARM7TDMI
• Data Bus Width: 32 bit
• Data Ram Size: 32 KB
• Interface Type: SPI, USB
• Maximum Clock Frequency: 48 MHz
• Number Of Programmable I/os: 88
• Maximum Operating Temperature: + 85 C
• Mounting Style: SMD/SMT
• Operating Temperature Range: - 40 C to + 85 C
• Processor To Be Evaluated: AT91SAM7SE256B
• Supply Current (max): 60 uA
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Eeprom Size: -
• Lead Free Status / Rohs Status: Details

38.5.2.5
38.5.2.6
Figure 38-9. Data OUT Transfer for Non Ping-pong Endpoints
6222F–ATARM–14-Jan-11
RX_DATA_BK0
(UDP_CSRx)
FIFO (DPR)
Content
USB Bus
Packets
Data OUT Transaction Without Ping-pong Attributes
Data OUT Transaction
Data OUT
PID
Host Sends Data Payload
Written by USB Device
Data OUT 1
Data OUT transactions are used in control, isochronous, bulk and interrupt transfers and con-
duct the transfer of data from the host to the device. Data OUT transactions in isochronous
transfers must be done using endpoints with ping-pong attributes.
To perform a Data OUT transaction, using a non ping-pong endpoint:
An interrupt is pending while the flag RX_DATA_BK0 is set. Memory transfer between the USB
device, the FIFO and microcontroller memory can not be done after RX_DATA_BK0 has been
cleared. Otherwise, the USB device would accept the next Data OUT transfer and overwrite the
current Data OUT packet in the FIFO.
Data OUT 1
1. The host generates a Data OUT packet.
2. This packet is received by the USB device endpoint. While the FIFO associated to this
3. The microcontroller is notified that the USB device has received a data payload polling
4. The number of bytes available in the FIFO is made available by reading RXBYTECNT
5. The microcontroller carries out data received from the endpoint’s memory to its mem-
6. The microcontroller notifies the USB device that it has finished the transfer by clearing
7. A new Data OUT packet can be accepted by the USB device.
endpoint is being used by the microcontroller, a NAK PID is returned to the host. Once
the FIFO is available, data is written to the FIFO by the USB device and an ACK is auto-
matically carried out to the host.
RX_DATA_BK0 in the endpoint’s UDP_CSRx register. An interrupt is pending for this
endpoint while RX_DATA_BK0 is set.
in the endpoint’s UDP_CSRx register.
ory. Data received is available by reading the endpoint’s UDP_FDRx register.
RX_DATA_BK0 in the endpoint’s UDP_CSRx register.
Set by USB Device
ACK
Host Sends the Next Data Payload
Microcontroller Read
PID
Microcontroller Transfers Data
Data OUT 1
Data OUT2
Interrupt Pending
PID
Data OUT2
SAM7SE512/256/32 Preliminary
NAK
PID
Cleared by Firmware,
Data Payload Written in FIFO
Data OUT
PID
Host Resends the Next Data Payload
Written by USB Device
Data OUT 2
Data OUT2
ACK
PID
565