IPSR-VIDEO Altera, IPSR-VIDEO Datasheet - Page 11
IPSR-VIDEO
Manufacturer Part Number
IPSR-VIDEO
Description
RENEWAL Of IPS-VIDEO
Manufacturer
Altera
Series
IP Suitesr
Datasheet
1.IPS-VIDEO.pdf
(202 pages)
Specifications of IPSR-VIDEO
Software Application
IP CORE, SUITES
Supported Families
Arria GX, Cyclone II, HardCopy II, Stratix II
Features
Common Avalon Streaming (Avalon-St) Interface And Avalon-St Video Protocol
Core Architecture
FPGA
Core Sub-architecture
Arria, Cyclone, Stratix
Rohs Compliant
NA
Lead Free Status / RoHS Status
na
- Current page: 11 of 202
- Download datasheet (6Mb)
Chapter 1: About This MegaCore Function Suite
Features
Features
General Description
January 2011 Altera Corporation
Table 1–3. Device Family Support (Part 2 of 2)
The following features are common to all of the Video and Image Processing Suite
MegaCore functions:
■
■
■
■
■
■
This section provides a general description of each MegaCore function in the Video
and Image Processing Suite.
Cyclone III
Cyclone III LS
Cyclone IV GX
HardCopy II
HardCopy III
HardCopy IV
Stratix
Stratix II
Stratix III
Stratix IV
Stratix V
Other device families
Common Avalon
Avalon Memory-Mapped (Avalon-MM) interfaces for run-time control input and
connections to external memory blocks
Easy-to-use parameter editor for parameterization and hardware generation
IP functional simulation models for use in Altera-supported VHDL and Verilog
HDL simulators
Support for OpenCore Plus evaluation
SOPC Builder ready
1
®
SOPC Builder systems use an active low reset while the Video and Image
Processing Suite MegaCore functions use an active high reset. Arbitrator
logic in SOPC Builder automatically inverts the reset signals.
Device Family
®
Streaming (Avalon-ST) interface and Avalon-ST Video protocol
Final
Preliminary
Preliminary
HardCopy Compilation
HardCopy Companion
HardCopy Companion
Final
Final
Final
Final
Preliminary
No support
Video and Image Processing Suite User Guide
Support
1–3
Related parts for IPSR-VIDEO
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
CYCLONE II STARTER KIT EP2C20N
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 35 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 15 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 30 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 7ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Classic EPLD
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet: